Cpu Core Design Verification Test Generator Lead in India

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. At Tenstorrent, we build open, state of the art compute for real workloads and real developers. You will lead our Bangalore-based CPU Core Design Verification team, driving both the technical strategy and the people leadership behind verification of our high-performance, out-of-order RISC-V CPUs. You will manage a team of core-level verification engineers, partner closely with our Santa Clara and Austin sites, and own delivery of core verification from architecture definition through tapeout readiness. This role is hybrid based out of Bangalore, India, with regular collaboration across our globally distributed CPU organization. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Who You Are 15+ years of CPU/DV experience, including 7+ years leading verification teams, with strong hands-on expertise in high-performance, out-of-order CPU verification. Deep microarchitecture & verification expertise, including ISA, RTL, UVM/CVM, testbench development, regressions, coverage, and complex debug. Strong people and technical leadership, with experience hiring, mentoring, developing engineers, and setting verification strategy and methodology across teams. Highly

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. At Tenstorrent, we build open, state of the art compute for real workloads and real developers.You will own CPU core‑level verification, shaping how our out‑of‑order RISC‑V CPUs behave in silicon. This role is hybrid, based out of Bangalore, India. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Who You Are You bring 8+ years in CPU verification or closely related digital design. You know high‑performance out‑of‑order CPU microarchitecture in depth. You work comfortably with RTL, waveforms, logs, and complex debug scenarios. You communicate clearly across design, DV, emulation, and post‑silicon teams. What We Need Plan and drive functional verification for CPU core features and complex microarchitectural scenarios. Develop UVM, assembly, and C/C++ based stimulus, functional models, and coverage for ISA, RISC-V extensions, and un-core components. Debug simulation and emulation regressions using RTL understanding, waveforms, and logs to identify and resolve issues efficiently. Build and enhance coverage models, testbenches, and debug infrastructure to improve verification quality and coverage closure. Collaborate with design, validation, and

NK Securities Research is a leading financial firm that leverages cutting-edge technology and sophisticated algorithms to trade the financial markets. Founded in 2011, we have gained invaluable experience in the field of High-Frequency Trading (HFT) across different asset classes. Role Overview We’re looking for engineers who can take AI work beyond experiments and make it hold up in production. You’ll work closely with quant researchers and infra engineers to build AI systems that actually get used improving research speed and internal tooling without slowing down the core stack. We value engineers who think about trade-offs, test what they build, and care about how things run in production. What You’ll Build Production AI Ship models that meet defined latency and reliability expectation Add monitoring, rollback, and guardrails before anything goes live Optimise inference across CPU/GPU environments when it matters Integration into Real Systems Plug AI into data-heavy workflows without hurting performance Work within existing low-latency architecture instead of fighting it Profile and remove bottlenecks rather than guessing AI for Engineers & Researchers Build tools that genuinely speed up research and development Improve code understanding, review workflows, and internal knowledge retrieval Keep systems auditable and predictable LLM & Retrieval Systems Implement structured RAG and embedding pipelines with validation in place Create safe integration layers between models and internal systems Performance & Standards Track latency, drift, and stability — not just accuracy Build observability into everything you ship Help raise the bar for how AI is engineered here What We’re Looking For Strong Python fundamentals Clear thinking around system design and performance trade-offs Experience deploying AI systems in production (1–5 years is typical) Familiarity with transformers, embeddings, or LLM deployment Nice to have: Exposure to C++ / Rust / Go E

Job Overview: We are seeking a high-caliber Rust Systems Engineer to design, build, and optimize high-throughput, low-latency backend systems and infrastructure. In this role, you will go beyond web APIs—tackling low-level performance bottlenecks, complex state management, parallel compute algorithms, and concurrent data processing pipelines. If you thrive on deterministic memory management, zero-cost abstractions, and writing safe, blazingly fast concurrent systems, this role is for you. Key Responsibilities: High-Performance Architecture: Design and implement zero-cost, high-throughput, low-latency engine components and data processing pipelines in Rust. Concurrent & Thread-Safe Systems: Build thread-safe, lock-free, or fine-grained locked data structures and state machines capable of scaling across multi-core architectures without race conditions. Priority & Real-Time Threading: Design custom thread pools, task schedulers, and execution queues with priority-based task scheduling and resource allocation controls. Algorithmic Optimization: Implement complex computational logic, including high-efficiency recursive algorithms, tail-call optimizations, and dynamic cache-friendly data structures. Resource & Memory Management: Leverage Rust’s ownership model, lifetime annotations, custom allocators, and non-blocking I/O to achieve predictable low-latency profiling (minimizing allocations and cash misses). System Profiling & Benchmarking: Conduct continuous benchmarking (criterion), flame graph analysis, memory profiling (Val grind/heap track), and CPU SIMD/vectorization optimizations. Key Skills: Core Rust & Functional Programming: Advanced Rust Mastery: Deep experience with Rust internals (stdsync, stdcell, custom Drop, unsafe Rust boundaries, and macro systems). Closures & Higher-Order Functions: Mastery of Rust’s functional traits (Fn, FnMut, FnOnce), capturing environments, move semantics within closures, and passing unboxed closures for zero

Here at Appian, our values of Intensity and Excellence define who we are. We set high standards and live up to them, ensuring that everything we do is done with care and quality. We approach every challenge with ambition and commitment, holding ourselves and each other accountable to achieve the best results. When you join Appian, you’ll be part of a passionate team dedicated to accomplishing hard things, together. Senior Consultant Location: Chennai, India | Work Model: In Office Appian Customer Success is obsessed with delivering exceptional customer outcomes and driving mission-critical business impact. Grounded in our core values of Excellence and Intensity, we act as elite technical advisors to our commercial clients. By joining this high-performance team, you will champion a culture of candid communication and excellence while accelerating global adoption of our AI-Powered Process Automation platform. What You’ll Do Implement Scalable Platform Architecture: Build and maintain standards and tools to ensure high performance and resilience with a focus on reusability, schema design, data modeling , query performance, and responsive UX/UI best practices. Engineered Integrations: Perform hands-on design, code implementation, and unit testing using SQL views , stored procedures , and high-concurrency REST/SOAP web services/APIs . System-Level Troubleshooting: Rapidly diagnose performance bottlenecks, memory usage, CPU constraints, and network latency spikes across the web application stack. Performance Profiling & Analysis: Analyze database execution plans, system logs, and Locust load test outputs to isolate and resolve root-cause performance bottlenecks. Technical Quality & Enablement: Ensure continuous integration and delivery alignment by applying strong DevSecOps practices, robust automated testing, and clean coding standards. Required Qualifications Bachelor’s Degree in Computer Science, Engineering, Information Systems, or Mathematics. 8+ years of pro

... Facility: CPU HYDERABAD Qualification: Graduate Job Code: IJP565363 | Source: Sodexo India

... Facility: CPU HYDERABAD Qualification: 12th Job Code: IJP567208 | Source: Sodexo India

... Facility: CPU HYDERABAD Qualification: 12th Job Code: IJP567213 | Source: Sodexo India

... Facility: CPU HYDERABAD Qualification: 12th Preferred Gender: FEMALE Job Code: IJP567209 | Source: Sodexo India

... Facility: CPU HYDERABAD Qualification: 12th Job Code: IJP567201 | Source: Sodexo India

... Facility: CPU HYDERABAD Qualification: 12th Job Code: IJP561988 | Source: Sodexo India

... Facility: CPU HYDERABAD Qualification: 12th Job Code: IJP565512 | Source: Sodexo India

... Address: 19th Floor Block B Prestige Skytech Nanakramguda Facility: P&G- HYD HOME PRODUCTS- CPU Qualification: 12th Experience: 1 - 2 years Source: Sodexo India | Job Code: IJP571636

... Address: 19th Floor Block B Prestige Skytech Nanakramguda Facility: P&G- HYD HOME PRODUCTS- CPU Qualification: 12th Experience: 1 - 2 years Source: Sodexo India | Job Code: IJP570449

... Address: 19th Floor Block B Prestige Skytech Nanakramguda Facility: P&G- HYD HOME PRODUCTS- CPU Qualification: Graduate Experience: 7 - 10 years Preferred Gender: FEMALE Source: Sodexo India | Job Code: IJP568912