←Jobiba.Me
N
Active1mo ago

ASIC Physical Design Intern - 2027

Nvidia·📍 Hsinchu, Taiwan

Employment

Full-Time

Work mode

On-site

Experience

ENTRY LEVEL

Salary

Not disclosed

Salary not disclosed

Check market pay for comparable ASIC Physical Design Intern roles before applying.

Salary →

Role overview

Job description

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

With the continuous improvement of chip technology, design scale and performance/power ratio, the physical design of digital chips is facing outstanding challenges in high frequency, low power consumption and multiple applications. High efficiency, high quality of the implementation of the construction chip is the guarantee of the company's competitiveness. As an ASIC-PD intern at NVIDIA, you'll learn and work on the tasks from RTL frozen to tape out, include synthesis, formal verification, constraints definition, timing closure/sign off, study on the timing impact of process and related methodology work.

What you'll be doing:

  • Chip integration and netlist generation, cross-team collaboration to implement chip partitioning and floorplan

  • Synthesis, RTL/netlist quality check, formal verification, function eco creation

  • Constraints creation and validation, timing budget, work with ASIC team to analyze/resolve function timing issues, achieve all special timing closure, such as io, test, clock, async etc.

  • Work in conjunction with PR engineers for chip implementation to achieve full chip timing closue

  • Develop and improve entire timing closure flow from frontend (pre-layout) to backend (post-layout), flow automation development for above areas

  • Methodology in any of above areas.

What we need to see:

  • Currently pursuing a Master's or PhD degree within a relevant or related field

  • Strong knowledge in IC design

  • Passionate about technology research and IC backend

  • Self-driven, good leaning ability, good teamwork

  • Excellent communication skill, proficient in English reading and writing

Ways to stand out from the crowd:

  • Experience in IC backend implementation

  • Hand-on experience in EDA software from Synopsys (DC/PT/Formality), Cadence (RC compiler/LEC)

  • Proficient user of Python or TCL

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!

What they are looking for

Skills & requirements

N

Hiring company

Nvidia

Explore this employer's active roles, salary signals and company profile on Jobiba.

Keep exploring

Similar active roles

Fresh roles matched to this title and market.

View all →

By submitting your resume, you’re expressing interest in our 2027 RDSS (Research and Development Substitute Services) program. Please confirm your eligibility with the local district office before applying the role. NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. With the continuous improvement of chip technology, design scale and performance/power ratio, the physical design of digital chips is facing outstanding challenges in high frequency, low power consumption and multiple applications. High efficiency, high quality of the implementation of the construction chip is the guarantee of the company's competitiveness. As an ASIC-PD engineer at NVIDIA, you'll be responsible for the stage from RTL frozen to tape out, include synthesis, formal verification, constraints definition, timing closure/sign off, study on the timing impact of process and related methodology work. You will face the biggest challenge based on the most advanced process on building chips in the world. What you'll be doing: Chip integration and netlist generation Synthesis RTL/netlist quality check </li

M
📍 Kaohsiung, Taiwan

Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Develop test programs of SSD and UFS controller products, and enhance test coverage to ensure excellent outgoing quality and customer satisfaction. Optimize test programs to reduce product test times and manufacturing cost by improving the efficiency of the testing methods . Automate test engineering processes by writing software scripts to improve efficiency. Work closely with product and equipment engineering teams to improve overall product yields and equipment efficiency to maximize ROI. Work closely with design teams to develop design for test features to drive lower costs and increased efficiency Develop and monitor process and engineering metrics to ensure stability, efficiency and effectiveness of test processes. Bachelor’s or master’s degree in Electrical Engineering/Computer engineering. Strong interest in software development with good programming skills. Knowledge of any of the following is desirable: Python, C/C&#43;&#43;, Visual Basic, Perl. Prefer candidates with digital, analog, and mixed signal test programming and debug experience. Familiar testing IP blocks such as PLL, efuse, LDO’s, PCIe, DDR, ONFI, and DFT patterns implementation ATPG SCAN, TDF, MemBIST & repair, JTAG, and functional patterns Test program development experience on logic ATE tester platform such as UltraFlex/J7

PythonArtificial IntelligenceAIExcel

Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Micron's Global Supplier Quality organization is seeking a Controller Quality Principal Engineer to lead the quality strategy, qualification, and continuous improvement of storage and memory controller (ASIC/SoC) manufacturers supporting Micron's SSD, embedded, and storage solutions portfolio. This is a senior technical leadership role responsible for driving controller supplier quality performance from design qualification through mass production and field support The successful candidate will collaborate across functions with ASIC Development Team, Compose Engineering, Product Engineering, Dependability, Manufacturing, and Commodity Management, as well as directly with controller IC vendors, foundries, third party reliability labs and OSAT (outsourced assembly and test) partners, to ensure controller quality, reliability, and supply continuity meet Micron's standards. This role can be based in Taiwan, Hyderabad, or San Jose and will work extensively across time zones with global partners and suppliers! Develops, evaluates, revises, and applies technical quality assurance protocols/methods to inspect and test in-process raw materials, production equipment, and finished products. Ensures activities and items are in compliance with both company quality assurance standards and applicable government regulations. Performs analysis and identifies trends in the inspection of finished products, in-process materials and bulk raw materials, and recommends corrective actions when vital. Ensures that established manufacturing inspection, sampling and statisti

AISupply ChainRecruitment

🔔 Get job alerts

New ASIC Physical Design Intern - 2027 jobs in Hsinchu, Taiwan, straight to your inbox.

No spam · Unsubscribe anytime