Job Details: Job Description: Join Intel and Build a Better Tomorrow What We Do The Intel Foundry Manufacturing Development and Customer Engineering (MDCE) and Logic Technology development (LTD) organizations delivers process technology innovation to drive Intel's product roadmap. What We Offer • We give you opportunities to transform technology and create a better future by delivering products that touch the lives of every person on earth • As a global leader in innovation and new technology, we foster a collaborative, supportive, and exciting environment where the brightest minds in the world come together to achieve exceptional results • We offer a competitive salary and financial benefits such as bonuses, life and disability insurance, opportunities to buy Intel stock at a discounted rate, and Intel stock awards (eligibility at the discretion of Intel Corporation) • We provide benefits that promote a healthy, enjoyable life: excellent medical plans, wellness programs, and amenities, time off, recreational activities, discounts on various products and services, and many more creative perks that make Intel a Great Place to Work Benefits We provide benefits that promote a healthy, enjoyable life: excellent medical plans, wellness programs, and amenities, time off, recreational activities, discounts on various products and services, and many more creative rewards that make Intel a Great Place to Work. Find more information about our amazing benefits here: Intel Benefits Key Responsibilities MDCE/LTD Semiconductor Senior Process Integration Development Engineers are responsible for leading scientific research enabling the manufacture
Salary not disclosed
Check market pay for comparable Senior Development Engineer roles before applying.
Role overview
Job description
Job Details:
Job Description:
The Role and Impact
Join Intel's Design Technology Platform (DTP) organization and become an integral part of a highly skilled team driving the development of cutting-edge technologies. As an EDA Tools Software Engineer, you will design, develop, test, and debug software tools and methodologies that directly support Intel's hardware product design and manufacturing processes. Your work will enable design teams to innovate faster, meet complex manufacturability constraints, and deliver industry-leading products to market. By contributing to Intel's advanced process technologies, you will play a pivotal role in achieving leadership in design automation and fostering a culture of innovation.
Key Responsibilities
Design, develop, and debug Fill components of Process Design Kits (PDKs),
Provide algorithmic solutions using tools such as Calibre, ICV, and Pegasus to address density deficiencies and ensure manufacturability compliance.
Collaborate with process developers, design rule owners, and end users to define requirements and implement state-of-the-art solutions.
Automate workflows to enhance efficiency, accuracy, and deployment across design teams.
Develop comprehensive test cases and systems to validate software tools and ensure seamless integration with various design methodologies.
Innovate and drive advancements in EDA tools and methodologies to meet the evolving needs of Intel's technology ecosystem.
Partner with cross-functional teams and external EDA vendors to define and implement new tool features and methodologies.
Maintain documentation, including training materials and user guides, to support customers and ensure robust deployment.
In this role, you will have a unique opportunity to make a lasting impact by enabling Intel's success in the competitive semiconductor landscape. Take the next step in your career and join a team where your expertise will help shape the future of technology innovation.
Qualifications:
Minimum Qualifications
Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with 8+ years of experience, Master's degree with 5+ years of experience, or PhD with 2+ years of experience.
Minimum 5 years of hands-on experience with at least one industry-standard physical verification platform (Calibre, ICV, or Pegasus), including methodology development, rule deck debugging, or production deployment.
3+ years of direct experience developing, maintaining, or debugging physical verification rule decks using SVRF, TVF, PXL, or PVL/PVTCL for DRC, density, or fill verification applications.
Solid understanding of semiconductor device physics, process technology, and design rules.
Experience in developing algorithmic solutions for physical design challenges in advanced manufacturing nodes.
Strong knowledge of Unix/Linux platforms and computing environments.
Preferred Qualifications
5+ years of hands-on experience developing, deploying, or supporting density fill methodologies for semiconductor technologies at 16nm and below, including ownership of fill rule implementation, density compliance, or manufacturability optimization.
Experience with advanced physical verification techniques, including DRC, and density/fill modules.
Industry experience with other foundry technologies in this domain is strongly desirable
Familiarity with custom layout tools such as Cadence Virtuoso or Synopsys Custom Designer.
Deep understanding of technology scaling challenges and their impact on physical design rules.
Proven track record of collaborating across multiple internal and external teams to deliver optimal solutions.
Exceptional analytical and problem-solving skills with the ability to address cross-disciplinary challenges.
Strong written and verbal communication skills, with the ability to present complex technical concepts clearly.
Leadership experience driving innovation, process improvements, or cross-functional initiatives.
Strong preference for candidates with experience from semiconductor foundries, advanced packaging organizations (OSATs), integrated device manufacturers (IDMs), or EDA vendors, where they have contributed to physical verification, density-fill methodology development, process design kits (PDKs), or manufacturing-driven design solutions.
Job Type:
Experienced HireShift:
Shift 1 (United States of America)Primary Location:
US, Oregon, HillsboroAdditional Locations:
US, Arizona, Phoenix, US, California, Santa Clara, US, Texas, AustinPosting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/ABenefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $128,880.00-245,160.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.What they are looking for
Skills & requirements
Qualification
Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with 8+ years of experience, Master's degree with 5+ years of experience, or PhD with 2+ years of experience
Hiring company
Intel
Explore this employer's active roles, salary signals and company profile on Jobiba.
Keep exploring
Similar active roles
Fresh roles matched to this title and market.
Job Details: Job Description: The Intel Logic Technology development (LTD) organizations delivers process technology innovation to drive Intel's product roadmap. We give you opportunities to transform technology and create a better future by delivering products that touch the lives of every person on earth. As a global leader in innovation and new technology, we foster a collaborative, supportive, and exciting environment where the brightest minds in the world come together to achieve exceptional results. We provide benefits that promote a healthy, enjoyable life: excellent medical plans, wellness programs, and amenities, time off, recreational activities, discounts on various products and services, and many more creative perks that make Intel a Great Place to Work. As a Process Integration Development Engineer, you will play a pivotal role in advancing Intel's semiconductor process technologies within the Logic Technology Development (LTD) group. Your day-to-day involves designing, optimizing, and implementing integrated process solutions that drive Intel's next-generation technology. By leveraging your expertise in process integration, yield analysis, and data-driven problem solving, you will contribute directly to the seamless transition of emerging technologies from development to high-volume manufacturing, ensuring Intel remains at the forefront of semiconductor innovation. Job Responsibilities include but are not limited to: LTD Semiconductor Senior Process Integration Development Engineers are responsible for leading scientific research enabling the manufacture of innovative device architectures but not limited to: Lead scientific research enabling the manufacture of innovative device architectures coupled with the realization of these architectures. <li
$108.6K – $250.7K/yr
Role Summary Pfizer Commercial Oncology is introducing the world to the next era of cancer care. With a growing portfolio of novel therapies, industry-leading R&D, and a goal of delivering eight breakthroughs by 2030 across major cancer types, we're translating cutting-edge science into market-shaping impact. Here, you'll partner with exceptional colleagues across scientific, medical, and manufacturing teams, backed by advanced digital and AI-enabled infrastructure and the authority to accelerate medicines from discovery to delivery. Guided by our values of courage, excellence, equity, and joy, you'll have the opportunity to stretch your skills and build a career that evolves with you—across teams, roles, and the Pfizer enterprise. Join us to make history — for patients, for their families, for the future. The Senior Oncology Account Specialist (SOAS) will have a variety of responsibilities, ranging from promoting Pfizer’s product portfolio to health care providers and specialists, to educating members of the healthcare community regarding the appropriate use of Pfizer products, to calling on accounts and organized customers to help improve patients’ experience with Pfizer products, as well as the overall quality of patient care delivered. The SOAS plays a critical role in increasing Pfizer’s brand with high-value target customers by linking an insightful assessment of the account and/or business landscape with a strong understanding of Pfizer’s products and resources. BASIC QUALIFICATIONS BA/BS Degree from an accredited institution BA/BS Degree from an accredited institution OR an associate’s degree with 8+ years of experience; OR a high school diploma (or equivalent) with 10+ years of relevant experience. Ability to travel domestically and stay overnight as necessary Valid US driver’s license and driving record in compliance with company
Job Details: Job Description: About the Role Join a team developing next-generation CPU cores that power client, server, IoT, and AI platforms. As a Senior Physical Design Engineer (CPU), you will play a key role in delivering high-performance, power-efficient silicon solutions. You will take ownership of blocks within the CPU core design, driving implementation from RTL to GDS and contributing to advanced physical design methodologies. What You’ll Do Key responsibilities will include but not limited to: Own physical design and implementation of CPU core blocks or subsystems Execute synthesis, floorplanning, place and route, and design closure Perform static timing analysis (STA), power analysis, and physical verification Drive convergence of timing, power, and area (PPA) metrics Debug and resolve complex design issues across multiple design stages Develop and optimize design flows and automation scripts Collaborate cross-functionally with RTL design, verification, clocking, and full-chip teams Contribute to improving design methodologies and best practices Provide guidance to junior engineers where applicable Behavioral traits that we are looking for: Strong problem-solving and analytical thinking Takes ownership and accountability for deliverables Collaborates effectively across multidisciplinary teams Communicates technical concepts clearly and concisely Prioritizes work effectively in a fast-paced environment Continuously learns and applies new tools and methodologies Why Join Us Work on cutting-edge CPU core designs that power client, server, IoT, and AI platforms used worldwide Be part of
Job Details: Job Description: This position is part of Intel Datacenter Group's Office of Strategic Intelligence and Analysis, which focuses on delivering high-quality insights and business intelligence solutions to support the company's strategic goals. The team works across functional areas, leveraging analytics and business intelligence to drive impactful decision-making and operational efficiency. Join a group that values collaboration, customer-centricity, and cutting-edge data approaches to shape Intel's success in a rapidly evolving market. Position Overview As a Business Intelligence Analyst, you will play a pivotal role in transforming complex business data into actionable insights that drive decision-making in product roadmap decisions and improve business practices. You will collaborate with diverse stakeholders to translate market trends into actionable business strategy, craft compelling data stories, and deliver strategic recommendations that influence senior leadership product decisions. Your expertise in data analysis and visualization will empower the organization to navigate dynamic industry landscapes and achieve meaningful business impact. Key Responsibilities • Gather, clean, and analyze business data from various sources to identify patterns and actionable insights in support of business product decisionmakers. • Translate complex datasets into compelling narratives and visualizations, including interactive dashboards, to enhance data storytelling. • Pro
NVIDIA's GPUs and SOCs are the world leaders in power, performance and efficiency. We are continually innovating to deliver new and creative, unusual solutions to extraordinary problems in a wide range of sectors. To this purpose, we are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference in the world through their contributions! This position will collaborate with Technical Package Lead and different design teams in the design and development of sophisticated, detailed layout of IC substrates for NVIDIA products. In addition, work with design teams to plan schedules, resolve costs, manufacturing, and electrical design issues. What you'll be doing: As part of a Layout team, you will collaborate to implement high speed/density ASIC packages. Perform substrate breakout patterns for ASIC packages. Optimize package pinout incorporating system level trade-offs of pins assignment. Help perform package routing, placement, stack-up, reference plane and power distribution using Cadence APD or SiP tool suite. Propose layout design trade-offs to the Technical Package Lead for resolution and implementation. Conduct design feasibility studies to evaluate the Package design goals for size, cost, and system performance. Develop symbols and CAD library databases using Cadence APD design tools Develop methodologies to improve layout productivity What we need to see: Hold a B.S. Electrical Engineering or equivalent experience 5+ years experience in PCB Layout of graphics cards, motherboards, line cards or other related technology. Experience with HDI designs is a plus Proven experience in substrate layout of wire bond and flip chip packages, preferred Significant background with Cadence AP
🔔 Get job alerts
New Senior Development Engineer - Density Fill jobs in Oregon, Hillsboro, United States, straight to your inbox.
No spam · Unsubscribe anytime