←Jobiba.Me
VS
Active4w ago

Packaging Engineer- Flip Chip

Volantis Semiconductor, Inc.·📍 Hybrid Remote/Sf Bay Area/Austin/Boston

Employment

Full-Time

Work mode

Hybrid

Experience

All levels

Salary

Not disclosed

Salary not disclosed

Check market pay for comparable Packaging Engineer- Flip Chip roles before applying.

Salary →

Role overview

Job description

We're seeking experienced engineers to contribute to flip chip package development and assembly processes for advanced semiconductor devices (2.5D/3D/chiplet/fan-out/flip-chip). This spans bump metallurgy, substrate integration, reflow and underfill processes, reliability, failure analysis, and cross-functional support through package and system productization. Core Responsibilities: Develop and optimize flip chip attach processes including bump formation, placement, reflow, and underfill for high-performance semiconductor packages. Define and manage bump metallurgy stacks (e.g., Cu pillar, SnAg, micro-bumps) and substrate pad finishes for robust interconnect performance. Drive package integration from die to substrate, ensuring alignment, coplanarity, and yield optimization. Evaluate and mitigate assembly risks including warpage, non-wet opens, voiding, head-in-pillow, and interconnec

…

What they are looking for

Skills & requirements

Qualification

Support reliability qualification including thermal cycling, drop, mechanical shock, and power cycling

Department · Advanced Packaging

VS

Hiring company

Volantis Semiconductor, Inc.

Technology

View the company profile, current openings and hiring details.

Related opportunities

Similar active roles

Relevant, currently active roles for this market.

All jobs →
M
Taichung, Fab 16, Taiwan· Full-time
H
Hong Kong, SAR, China
BC
Mumbai, MAHARASHTRA, India· Full-time
O
San Francisco, California, United States· Full-time· Remote

$266K – $445K/yr

🔔 Get job alerts

New Packaging Engineer- Flip Chip jobs in Hybrid Remote/Sf Bay Area/Austin/Boston, straight to your inbox.

No spam · Unsubscribe anytime