Test Staff Engineer Network Automation Exp Is A Must in United States

Software Chief Architect - AvionX Company: The Boeing Company The Boeing Company is looking for a Software Chief Architect - AvionX to join the AvionX Software team located in Long Beach, California . This position will focus on leading the AvionX Software Engineering organization. The Chief Software Architect for AvionX Software Vertical is the highest software technical authority across airborne software programs from architecture definition through certification closure. This role owns the coherence, integrity, and DO-178C/LOR compliance posture of software architectures across commercial and defense platforms, bridging software engineering discipline with system-level safety objectives and regulatory strategy. This role is also responsible to work with Enterprise Software Engineering Organizations to enable SW engineering practices and processes, such as Fabric, Design Practices etc. to be implemented across all AvionX Programs. Position Responsibilities: Advises management on a wide range of topics related to the embedded software engineering environment Consults on code for embedded systems software to run on specific specialized hardware Directs testing and debugging of software for embedded devices and systems. Influences current and emerging technologies, tools, frameworks, and changes in regulations relevant to software development and hardware technologies Directs the design, development, test, debugging and maintenance of software that is integrated into embedded devices and systems and meets industry, customer, safety and regulation standards Directs the review, analyses, and translation of customer requirements into the design of softwar

Lead Systems Integrator Company: The Boeing Company Boeing Defense, Space & Security (BDS) is seeking a Lead Systems Integrator (Level 4) to support an Air Dominance Fixed Wing Proprietary Program in St. Louis, MO . Step into a fast-paced, cutting-edge program where your expertise will drive the design, integration, and testing of advanced, cloud-based systems that empower mission planning, debrief, and tactical Command & Control (C2) solutions for fixed-wing platforms. In this role, you will lead the development, analysis, and integration of innovative engineering solutions for critical Ground System capabilities and ensure seamless support for ground systems from initial design through to final delivery. You will partner closely with the team’s test lead as well as the overall chief integrator who oversees all activities related to design, integration, and test. You will work with a high-performing, cross-functional team in an agile environment, driving next-generation capabilities from design through delivery. This role offers the chance to innovate with open-architecture, model-based designs and collaborate across disciplines to support critical defense missions. You champion best practices, processes, and standards for the integration team, mentor systems and electrical engineers, and coach solution leads on execution. If you’re passionate about advancing mission-critical systems and thrive in a collaborative, fast-moving environment, this is your opportunity to make a significant impact. Position Responsibilities Lead team of systems and electrical engineers in behavior modeling and requirements decomposition for system, sub-system, and software design

Senior Systems Engineer Company: The Boeing Company Boeing Defense, Space & Security’s Experimental Systems Group (ESG) is hiring Senior Systems Engineer to join our team at Seal Beach or El Segundo, CA. We are looking for a Senior Systems Engineer with proven expertise in requirements development and management, verification and validation (V&V), system architecture, technical specifications, and Interface Control Documents (ICDs). The successful candidate will be adept at transforming stakeholder needs into clear, actionable requirements, developing and sustaining system-level architectures, authoring and overseeing technical specifications and ICDs, and coordinating verification activities across all system components to ensure seamless integration and performance. Position Responsibilities: Elicit, analyze, decompose, and allocate system and subsystem requirements from stakeholder needs and higher-level system specifications Create, edit, and maintain well-structured, testable requirements using a requirements management tool Develop and maintain system architecture descriptions (functional, logical, physical) and traceability from requirements to architecture and verification Author and maintain specifications and Interface Control Documents (ICDs) that define interfaces between systems and subsystems; manage ICD baselines and change control Develop verification plans, procedures, and test cases aligned to requirements; coordinate and perform verification activities (analysis, inspection, demonstration, test) and document results Support integration activities and resolve interface mismatches and discrepancies between subsystems through engineering change proposals or interface updates<

Systems Software Engineer, Missile Defense National Team (Associate, Experienced, Senior) Company: The Boeing Company The Boeing Company is looking for a Systems Software Engineer, Missile Defense National Team (Associate, Experienced or Senior level) to join our Missile Defense National Team in Colorado Springs, CO or Huntsville, AL. This position requires an active U.S. Secret Security Clearance for which the U.S. Government requires U.S. Citizenship. The Missile Defense National Team (MDNT) was established in 2004 to develop and deploy the Missile Defense Agency’s (MDA) Command, Control, Battle Management, and Communications (C2BMC) system. This system ingests data from sensors around the globe to create a single source of information for the warfighter to enable engagements. The C2BMC Program is a full lifecycle defense contract providing solutions across the engineering capability to include system architecture, development, deployment, operations and maintenance, and sustainment of the Missile Defense System (MDS). This work integrates efforts from multiple companies (teammates) with systems engineering experience in model-based systems engineering (MBSE), requirements development, modeling and simulation (M&S), network design, integration and test, and analysis. This position will focus on supporting the Ballistic Missile Defense System (BMDS). The Boeing Missile Defense Programs support the Missile Defense Agency's (MDA) mission to develop and deploy a layered Missile Defense System to defend the United States, its deployed forces, allies, and friends from missile attacks in all phases of flight. Be a part of our passionate and highly motivated team who are excited to be on the forefront of defense of

Associate Loads and Dynamics Engineer Company: The Boeing Company The Boeing Defense, Space & Security (BDS) organization is seeking an Associate Loads and Dynamics Engineer to support fixed-wing aircraft programs located in Berkeley, Missouri . As an Associate Loads & Dynamics Engineer, you will support loads and dynamics assessments for various aircraft programs within the Air Dominance division. This position requires strong analytical problem solving skills and familiarity with one or more of the following: external loads, structural dynamics, aeroelastic stability, aerodynamics, aircraft stability and control, and finite element modeling. The ability to effectively coordinate with teammates, internal suppliers, and customers is also required. Position Responsibilities Assist in developing air vehicle requirements Create vehicle-level models for loads and dynamics analysis Perform loads and dynamics analysis to support air vehicle design (e.g. flight and ground simulations for loads, flutter/divergence analysis, noise & vibration assessments) Assist in developing flight and ground test requirements and plans Support ground and flight testing by performing pre-test analysis, real-time monitoring of test conditions, post-processing of test data, and documentation of test results Support airworthiness activities with regulatory agencies and internal/external customers via correspondence, presentations, and documentation Assist in developing vehicle flight envelope and operational limits Basic Qualifications (Required Skills and Experience): Bachelor of Science degree in

Become a part of our caring community Services represent one of the organization’s most consequential sources of capability, capacity, transformation and external spend. The Associate Vice President, Services Procurement will lead the enterprise strategy for contingent workforce, outsourcing and offshoring, consulting and clinical services, converting third-party services into measurable business outcomes, workforce agility, operating leverage and sustainable value. The AVP will serve as the senior Procurement partner to leaders across the Insurance segment and Corporate Services, helping shape operating-model, workforce and transformation decisions before sourcing begins or a supplier solution is selected. The leader will bring deep expertise in global business services, business process outsourcing, workforce solutions and complex professional services. The mandate is to strengthen business-case quality, establish clear make, buy, build, automate and partner choices, create fit-for-purpose commercial models, manage transitions and hold providers accountable for committed outcomes. Success will be measured by whether business leaders make better services and workforce decisions, transformations deliver their promised value, and suppliers improve performance and innovation. Key Responsibilities Serve as the Strategic Services Partner to Business Leaders Serve as the senior Procurement relationship leader and trusted commercial advisor to Insurance segment and Corporate Services leadership. Develop a deep understanding of business strategy, operating plans, transformation roadmaps, workforce needs and financial commitments, and translate them into integrated services, workforce and supplier strategies. Engage upstream of supplier selection to frame the problem, test demand and assess make, buy, build, automate, offshore, outsource

NVIDIA Architecture Modeling group is looking for Architects, Functional Modeling Engineers, and Simulation experts to join various architecture efforts across GPU/ SOC Architecture teams. A key part of NVIDIA's strength is to innovate in parallel computing fields, delivering the highest performance in the world for high-performance computing. We are constantly looking for ways to improve our SoC and Systems architecture and maintain our leadership. In this position, you will be working with other world-class architects on modeling, analysis and validation of chip & system architectures and features that advance the state of art in performance and efficiency. What you'll be doing: Modeling and analysis of SoC & Systems algorithms and features, across datacenter, automotive, and client products Build and deliver platforms for SOC's that enable left shift for the SW teams aligned with project milestones Work closely with the SOC architects and guide modeling teams to deliver high-quality functional models that involve SOC&#43;GPU use cases Collaborate with our EDA partners to align on customer-facing technologies Develop tests, test plans, and testing infrastructure for new architectures/features and code coverage analysis and reporting Ensure alignment between the various modeling teams at NVIDIA, GPU modeling teams, and modeling teams overseas What we need to see: Master’s or PhD in Computer Science, Electrical Engineering, Computer Engineering, or a related relevant field (or equivalent experience) with 5&#43; years of relevant work experience. Strong programming ability: C&#43;&#43;, C along with a good understanding of build systems (CMAKE, make) , toolchains (GCC, MSVC) and libraries (STL, BOOST) Computer Architecture background with experience in modelling wit

NVIDIA’s Silicon Co-Design Group sits at the crossroads of architecture, silicon, systems, and manufacturing, where first-principles thinking and engineering judgment at the highest level translate directly into product outcomes at scale. We are looking for a Principal Performance and Manufacturing Architect who has built the models, defined the specs, and seen them validated through silicon. You have owned the connection between design intent and manufacturing reality, not as a reviewer or a contributor, but as the person who set the methodology and proved it worked. You turn ambiguous physical phenomena into quantified, defensible margin terms. You do not wait for data to confirm your hypothesis; you design the experiment that gets it. You improve how the organization ships products after every program. The exceptional hire also uses AI deliberately — with proven workflow impact and the judgment to know where it compresses real work and where it introduces risk. What you'll be doing: Own the physics, from mechanism to margin. Build first-principles models connecting AVF, defect mechanisms, and DVFS transients to field FIT, system-level yield, and DPPM vs. coverage — calibrated per node and population shift — so every margin term in the V/F curve and P-state table is named, sourced, and defensible. Set the screen that resolves escapes. Specify ATE and SLT voltage, frequency, and timing conditions that capture worst-case transient VF windows — making it unambiguous whether a marginal defect or timing violation is detected or escapes at every manufacturing stage. Make the POR the authoritative source. Author the methodology document for each program and drive alignment across build, product definition, reliability, and test engineering — so every team is making decisions from the same model. Prove the model before produc

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. We are a world - class autonomous driving hardware and software development team. We have the best platform and have maintained a leading position in the field of artificial intelligence. Next, we will continue to deepen our efforts in the autonomous driving field and strive to bring sustained growth to our customers. We're looking for a Senior Software Triage Engineer with strong technical ability to deeply understand architectures and strong scripting experience to automate and Triage methodology, and the leadership to encourage our engineering team. As a key member of our automotive group, you'll be working on the real time challenges outstanding to the automotive industry and our automotive products. This is a key role to support AV software agile iteration & development for the release of clients, together working with the engineering teams, understanding the AV stack deeply and providing data-based judgement and delivering high-quality AV software to end customer. What you’ll be doing: Work with Product, Engineering, Model/SW Devs, In-car testing, Fleet teams on test request and triage planning, do live triage with accurate analysis and debugging steps, present top issues by end of day. Deep understand

The Silicon Co-Design Group (SCG) sits at the crossroads of architecture, design, marketing, operations, and productization. Our work spans early architecture through final product delivery across Datacenter, Gaming, Robotics, Automotive, and Embedded markets. We work closely across functions to deliver chips that change what is possible. System Integration sits at the intersection of all of them. It is the layer where every architecture, design, software, and manufacturing decision meets reality. When something breaks late in a program, it usually breaks here first. We are hiring a Senior Manager to lead this team in the US and partner closely with teams globally. Your work will sit on the critical path of every NVIDIA silicon program, and the bar you set for system integration is the bar we ship to! The two hardest, highest-leverage problems in this seat: Find critical silicon issues earlier — often before software is production-ready. Left-shifting post-silicon coverage is the highest-value thing System Integration can do. Standing up wide-area testing as a repeatable capability is a core part of the role. Keep programs on milestone when upstream dependencies slip. Validation plans collide with reality every program! The team needs new strategies, not just contingency plans, to keep moving when software, firmware, or methodology slip. You will design and run those strategies. What you’ll be doing: Plan and execute post-silicon feature integration, PVT validation, and wide-area testing across NVIDIA’s GPU, SoC, and CPU programs. Build wide-area and in-system test as a repeatable capability that shifts post-silicon coverage left, so issues surface before we are production-ready. Lead resolution of the most complex system-level issues, RMAs, and HW/SW interaction problems with creative workarounds and focused lab experimentation. Deve

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As a NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. Silicon Co-Design Group (SCG) is a wide-ranging, multi-functional, integral team at NVIDIA. We sit at the crossroads of design, architecture, marketing, operations, and productization. Our contributions span from the arch stage and extend to defining final products. We architect innovative solutions for Datacenter, Server, Gaming, Robotics, Automotive, and Embedded markets. We are fast-paced, dynamic, share a sense of humor, and collaborate extensively to push the boundaries of what is possible. We do all of this with an eye on making groundbreaking, impactful market disruptions! We are seeking an experienced Senior Manager to lead Product Co-Design and Verification in areas of Speed, Reliability and Power Compliance. You will oversee speed/timing/reliability system design, Simulation-to-Silicon power/speed verification, features for product compliance and test chip development crating future product roadmaps. The ideal candidate will have deep technical expertise in semiconductor/VLSI design and a background in translating product requirements into design and vice versa. This is a highly visible, multi-functional role to produce outstanding products that ship at SOL and meet the high NVIDIA quality we demand and customers expect. <p

At NVIDIA, we push the boundaries of computing innovation. Our ASIC Verification Engineers focus on developing the world’s top SoCs and GPUs. Joining us as a Senior ASIC Verification Engineer - GPU means working on modern technology powering consumer graphics and AI applications. This position is ideal for those passionate about technology and eager to impact computing’s future. What you'll be doing: As a key member of our ASIC Verification team, you will verify the design and implementation of the industry's leading GPUs. You will be responsible for verifying the ASIC build, architecture, golden models, and micro-architecture using advanced verification methodologies such as UVM or equivalent. Understand the design and implementation of your unit/cluster/chip, define the verification scope, develop the verification infrastructure, and verify the correctness of the design. Collaborate with architects, designers, and pre- and post-silicon verification teams to accomplish your task. What we need to see: Bachelor's Degree in EE, CS, or CE or equivalent experience. 5&#43; years of relevant experience. Experience in verification using random stimulus along with functional coverage and assertion-based verification methodologies. Experience with design and verification tools (VCS or equivalent simulation tools, debug tools like Verdi, Indago, GDB). Expertise in System Verilog or similar HVL. Strong debugging and analytical skills. Perl and C/C&#43;&#43; programming language experience desirable. Strong communication skills and the ability & desire to work as a great teammate are huge pluses. Experience in crafting test bench environments for unit and system level verification. #LI-Hybrid Your base salary will be det

NVIDIA's accelerated computing platforms move data at speeds that push the limits of what silicon and physics allow. Whether a high-speed interface trains reliably, maintains accurate margins, and survives every platform topology it will ever see is a question we answer ourselves. This role does that work. The Silicon Co-Design Group leads the boundary between what was designed and what was built. When a GPU, CPU, or SoC ships with interfaces that work at scale, this team is the reason. Most engineers debug within a layer. You will own the full stack. When an interface fails to train, the link margin is unexpectedly tight, or a customer reports a critical silicon issue, you trace the problem through protocol behavior, signal integrity, firmware, platform topology, and silicon marginalities. You then confirm that the fix works. Your methodology shapes how NVIDIA validates high-speed interfaces across generations. Your decisions affect yield, production ramp, and field quality. This is not a coordination role. The engineers who do it well hold protocol depth and system breadth simultaneously, never lose the thread across hardware, firmware, and software, and have the judgment to know when to go deeper and when to act. They are rare. Should that describe you, read on. What you'll be doing: Own post-silicon bring-up, characterization, validation, and debug of PCIe, NVLink, C2C, and other HSIO interfaces across NVIDIA GPUs, CPUs, and SoCs from first power-on through production readiness. Close the hardest failures. Drive root cause across protocol behavior, signal integrity, firmware and driver interactions, platform topology, and silicon marginalities and own every fix through to confirmation. Define validation strategy. Set test coverage, debug priorities, margining methodology, and stress criteria f

NVIDIA has been redefining computer graphics, desktop gaming, and enhanced computing capabilities for more than 25 years. Today, we are tapping into the unlimited potential of AI to define the next era of computing. As a NVIDIAN, you will work on problems that sit at the boundary of architecture, silicon, firmware, software, and production, where strong judgment matters as much as technical depth. We're the Silicon Design for Productization (DFP) Team, within the broader Silicon Co-Design Group, and we turn power and thermal design into executable productization methodology. Power and thermal are among the most complicated problems we work on at NVIDIA because they sit at the intersection of architecture, workload behavior, silicon variation, firmware policy, platform constraints, and product goals. Small decisions here have an outsized impact on performance, efficiency, reliability, bring-up speed, and ultimately what the product can deliver in the field. We define how features move from concepts to bring-up, characterization, validation, and release. In this role, you will help us build that bridge. We're looking for an engineer who reasons from first principles, flourishes with ownership in a fast-paced environment, and uses AI with sound judgment. What you’ll be doing: Lead the effort across multi-functional teams to keep the program’s power and thermal productization strategy clear, executable, and on track. Create methodology and silicon test plan based controller designs and architecture, including characterization process, debug tools, fuse/firmware settings and lab requirements. Drive resolution for challenging silicon issues through structured hypotheses, measurement plans, and root-cause closure. Steward the Power and Thermal playbook when the existing productization methodology

NVIDIA silicon runs the world's AI infrastructure. The frequency it delivers across every voltage, process corner, and workload is not assumed. It is measured, correlated, and validated. This role does that work. The Silicon Co-Design Group is where architecture intent becomes silicon reality. We own the boundary between what was designed and what was built, and we are the team that knows the difference. When a program ships at frequency and at quality, this team is a reason why. You will be the person who follows through between simulation and silicon. When the model is wrong, a frequency corner that doesn't hold, a Vmin that walks, a critical path that timing analysis missed, you find out why, and your data is what the rest of the program acts on. Architecture, design, and product teams do not guess. They use your numbers. The engineers who do this well are rare. They think like circuit designers, work like experimentalists, and reason like data scientists. If that is you, read on. What you'll be doing: Own silicon speed characterization from first power-on through production sign-off, covering frequency, Vmin, Vmax, and timing margins across the full PVT space. Close the correlation gap. Tie pre-silicon timing analysis and critical path predictions to measured silicon, quantify where the model diverges from reality, and produce analysis that architecture and design can act on with confidence. Trace failures to their source, whether a microarchitectural bottleneck, a critical path that doesn't close under voltage, a clocking issue, or a process corner the model didn't anticipate, and drive the resolution. Own and build AI agents that work at your direction: automated test orchestration, intelligent data pipelines, and analysis flows that expand coverage and compress cycle time without sacrificing difficulty. Know where AI accelerates real work and whe