Job Details: Job Description: As one of the world's largest semiconductor manufacturers, Intel is committed to advancing every aspect of semiconductor technology, from process development and manufacturing to advanced packaging and reliability characterization. Employees within Intel Foundry are part of a global network spanning technology development, manufacturing, assembly, test, and quality organizations across both front-end silicon and advanced packaging facilities. You will join the Foundry Lab Network (FLN), a key organization within Foundry Quality, Reliability, and Labs (FQRL), located at Intel's growing Chandler, Arizona site. This site serves as the technology development hub for Intel's most advanced packaging technologies, including Hybrid Bond Interconnect (HBI), Embedded Multi-die Interconnect Bridge (EMIB-T), glass substrates, Foveros, and future advanced packaging innovations. FLN is actively expanding its laboratory capabilities and capacity to support Intel Foundry's roadmap, enabling faster technology qualification and accelerating development cycles through Quick Turn Monitoring (QTM) solutions that significantly reduce time-to-data. As the Stress Test and Reliability (STaR) Back-End Laboratory Manager, you will play a critical leadership role within FLN. You will partner closely with Packaging Technology Development, Quality and Reliability, and Failure Analysis teams to establish and enhance laboratory capabilities that support qualification and certification of next-generation packaging technologies and products. This position offers a unique combination of people leadership, technical problem solving, and organizational strategy. You will lead a team of 7-10 talented engineers, spearhead cross-functional efforts to resolve complex reliability and technology challenges, drive strong quality and operati
M
Active1mo ago
ADVANCED PACKAGING TD - SR ENGINEER PROCESS INTEGRATION
Salary not disclosed
Check market pay for comparable ADVANCED PACKAGING TD roles before applying.
Role overview
Job description
ADVANCED PACKAGING TD - SR ENGINEER PROCESS INTEGRATION β Taichung - Fab 16, Taiwan. Apply via Workday.
What they are looking for
Skills & requirements
M
Hiring company
Micron
Manufacturing
Explore this employer's active roles, salary signals and company profile on Jobiba.
Keep exploring
Similar active roles
Fresh roles matched to this title and market.
I
π Arizona, Phoenix, United States
I
π Oregon, Hillsboro, United States
I
π Arizona, Phoenix, United States
O
π San Francisco, California, United StatesΒ· Full-time
I
π New, Albuquerque, United States
M
π Boise, ID - Main Site, United States
π Get job alerts
New ADVANCED PACKAGING TD - SR ENGINEER PROCESS INTEGRATION jobs in Taichung - Fab 16, Taiwan, straight to your inbox.
No spam Β· Unsubscribe anytime