Ready to do the most impactful work of your career? At Coinbase , we are uncompromising on our mission to increase economic freedom. The bar is high, the environment is intense, and we like it that way. This isn't a place for complacency, it’s a place to be pushed past your perceived limits. If you're ready to build the future of finance alongside people who refuse to settle for "good enough," you belong here. Coinbase is a remote-first, but not remote-only company. Expect to get together quarterly for intense in-person working sessions called “surges.” learn more about working at Coinbase . Data Science sits at the heart of how Coinbase builds products and makes decisions. We partner with Product, Engineering, and Design to shape roadmaps, understand our users, and move the company's bottom line through rigorous experimentation, analytics, and advanced modeling. As a Data Scientist on the Consumer team, you'll improve the customer experience across Coinbase's consumer products — including spot and advanced trading, yield, Coinbase One, international expansion, and new launches such as prediction markets and equities trading. You'll define key metrics, build measurement and causal frameworks, and translate insights directly into product strategy and shipped improvements. What you'll do: Drive analysis and deep dives on ambiguous business problems, delivering insights and recommendations that guide team decision-making Own a broad scope of data and metrics — from core logging to polished data visualizations Lead code reviews, contribute SQL and Python expertise, and maintain reliable ETL pipelines Uphold a high bar for statistical rigor, ensuring experimentation and causal analyses build genuine confidence with stakeholders Required Skills and Experience: BA/BS in a quantitative field (Math, Stats, Physics, CS, or similar) with 5+ years of relevant experience, or a PhD with 3+ years of relevant experience Proven track record of delivering impa
Jobiba hiring network
Senior Design And Analysis Engineer Jobs
5,709 active opportunities · Updated for October 2026
Fresh results
15 shown
Explore current senior design and analysis engineer jobs. Use filters to narrow by work mode, employment type, experience and date posted.
About the Team DoorDash Labs, established in 2018, serves as the innovation hub for DoorDash, focusing on developing automation and robotics solutions to enhance last-mile logistics. The team's mission is to create technologies that support and augment human networks, aiming to improve efficiency for Dashers, merchants, and consumers alike. We’re ruthlessly focused on business impact. We are a highly senior team composed of former pioneers from a variety of different robotics industries. As of 2025, DoorDash has completed 10B lifetime deliveries. We’re focused on how to do the next 10B even better. About the Role We are seeking a highly motivated Flight Test Engineer to plan, execute, and analyze flight tests for our next-generation delivery aircraft. In this role, you will turn engineering questions into safe, well-instrumented test plans, run them in the field, and turn the resulting data into clear answers for the design and systems teams. You will be the primary bridge between engineering and flight operations, owning test objectives, instrumentation, test safety, and data quality across rapid test campaigns. The ideal candidate combines strong flight-test fundamentals with practical software skills and a safety-first, collaborative mindset. You’re excited about this opportunity because you will… Plan, scope, and execute flight tests to evaluate vehicle performance, control behavior, and system reliability, ensuring results align with engineering and operational goals. Act as the primary interface between engineering and flight test operations, translating technical requirements into test objectives and ensuring effective feedback loops from the field. Analyze flight test data to assess vehicle dynamics, control performance, and subsystem interactions, providing actionable insights and recommendations to design and systems teams. Develop and maintain Python- and SQL-based analysis tools for flight data visualization, trend detection, and
About the Role We are looking for a Senior SAP BW/BI Developer to design, build, and optimize enterprise data warehousing solutions on SAP BW. The ideal candidate has deep hands-on experience across the full SAP BW/BI stack — from data extraction and ABAP development to performance tuning and cross-platform data integration — and can independently own complex data solutions from design through production support. Key Responsibilities Design and develop SAP BW/BI solutions, including data models, extraction logic, and reporting objects to support business analytics needs. Build and maintain data ingestion pipelines from SAP ECC and functional modules including PM, FI/CO, SD, MM, and C4C into SAP BW. Develop, enhance, and debug custom extractors, user exits, and enhancements using ABAP programming. Design and build DSOs (Data Store Objects), InfoCubes, and BEx Queries to support reporting and analytics requirements. Develop and maintain APDs (Analysis Process Designer) to extract data from BW and push output files to application servers for downstream consumption. Analyze, troubleshoot, and optimize BW query and load performance, particularly for large data volumes. Build and support connectivity between SAP BW and external data platforms, preferably Cloudera and/or Google Cloud Platform (GCP). Design, schedule, and monitor Process Chains to automate data loads and ensure data availability SLAs are met. Manage Transport Requests across development, quality, and production landscapes following change management best practices. Create and maintain technical documentation, including design specs, data flow diagrams, and process runbooks. Collaborate with functional consultants, business analysts, and downstream data teams to translate business requirements into technical solutions. Provide production support, root-cause analysis, and long-term fixes for data and performance issues Requ
Who are we? Cohere is the leading security-first enterprise AI company. We build cutting-edge foundation AI models and end-to-end products that are designed to solve real-world business problems. We’re training and deploying frontier models for enterprises who are building AI systems. We believe that our work is instrumental to the widespread adoption of AI and we are looking for folks that want to be part of that. We obsess over what we build. Each one of us is responsible for contributing to increasing the capabilities of our models and the value they drive for our customers. Cohere is a team of researchers, engineers, designers, and more, who are all passionate about their craft. We are a global technology company headquartered in Toronto with key offices in London, New York City, San Francisco, Montreal, Paris, Berlin and Seoul. Join us! Role Overview: As a Senior Research Engineer in our Safety team, you will play a key role in helping develop safer, more secure, and more reliable models. Your primary focus will be on building tools to enable easy data synthesis, analysis, and management, for complex combinations of real and synthetic data that is used in both model training and evaluation. You will own the cohesive vision of these tooling repositories. You will work closely with a team of research scientists and engineers to create tooling that enables tighter experimentation cycles, better data coverage of the real world, and more scientific rigour. You will have a lot of autonomy and need to be opinionated about what areas of the codebase need elegance and standards, and where that would be overengineering. You will be given high level experimental problems that need to be solved with efficient pipelines, and design and implement the solutions. Your data analysis will collaboratively feed into modelling decisions and experimentation. This role combines expertise in software engineering, statistics, and data science. If any of these topics sound interesting t
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Summary Department Introduction: The Systems Integration Group (SIG) develops advanced test solutions that support semiconductor manufacturing and product quality. The team partners across engineering, operations, procurement, and external suppliers to design, build, and deploy innovative hardware platforms that enable reliable testing and validation of semiconductor devices. Position Overview: As an Electrical Design Engineer, you will design and develop electronic hardware used in advanced semiconductor test systems. You will apply electrical engineering principles to create analog, power, and mixed-signal solutions that support manufacturing and product development. This role spans the full hardware development lifecycle, from concept and design through validation, deployment, and sustaining support. You will collaborate with cross-functional teams around the world to deliver reliable, high-quality test solutions. Responsibilities Design analog, power, and mixed-signal electronic circuits from concept through implementation and validation Evaluate and select electronic components to meet system performance, reliability, and cost objectives Develop schematics and collaborate with PCB designers to create optimized board layouts Perform circuit simulation, analysis, and design verification using industry-standard tools Debug, test, and validate PCB assemblies using laboratory equipment such as oscilloscopes, power supplies, and electronic loads Create a
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. The qualifications and skills for this position include, but are not limited to: Bachelor’s or master’s degree in Electrical Engineering or Computer Engineering with 7+ years of proven experience in Test Engineering role. Excellent programming skills for writing and debugging ATE test programs and test-related hardware development. Proficiency with Advantest V93K ATE platforms and/or other logic device ATE testers is preferred. Proficiency in programming with C/C++ and/or JAVA is required. Solid understanding of testing for CMOS SoCs. Prefer candidates with exceptional digital, analog, and MXS test programming and debug experience. Familiar with testing IP blocks such as PLL, efuse, DDR. Expertise in test strategy development, test plan definition, DFT pattern implementation (ATPG SCAN, TDF, MemBIST and repair, BSACAN, JTAG/IEEE1500, and Functional Patterns). Expertise in ATE architecture and test hardware design and debugging, schematic capture, and PCB layout. ATE test vector conversion tools like VTRAN and proficiency in debugging issues during development or high volume production. Knowledge of semiconductor manufacturing process. Knowledge of accurate and effective use of lab test equipment (i.e., oscilloscope, logic analyzer, etc.). Experience with data analysis software in support of c
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. At Micron Technology, we transform how the world uses information to enrich life for all. The DRAM IP Development (IPDEV) team develops critical digital IP solutions that enable next-generation AI, mobile, client, data center, and graphics memory products. Our team is responsible for delivering high-quality DRAM IPs that drive innovation, product performance, and development efficiency across Micron's memory portfolio. As a Senior or Graduate Engineering Intern in DRAM Circuit Design, you will work alongside experienced engineers to develop and validate digital IP circuits used in future DRAM products. This internship provides hands-on experience with RTL-to-GDS design methodologies, custom design and verification flows, silicon learning, and advanced semiconductor development processes. You will contribute to impactful engineering projects while gaining exposure to industry-standard EDA tools, multi-functional collaboration, and AI-enabled engineering workflows. Responsibilities Support the design, development, and verification of digital IP circuits for next-generation DRAM products using RTL-to-GDS methodologies. Perform circuit analysis across process, voltage, and temperature (PVT) corners to evaluate performance, quality, and reliability. Develop automation scripts and leverage Agentic AI, AI-Assisted tools, or Code Assist solutions to improve engineering productivity and design quality. Collaborate with multi-functional engineering teams on design implementation, verification,
EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems. We are an ambitious AI hardware startup building next-generation accelerators with massive compute density. To achieve aggressive Power, Performance, and Area (PPA) targets on accelerated tapeout schedules, we require a robust, highly automated, and heavily optimized physical implementation and signoff flow. The Role As a Staff / Senior Staff CAD & Methodology Engineer, you will be the resident expert in Innovus and Tempus, responsible for developing, debugging, and continually accelerating our RTL-to-GDSII and timing signoff flows. You will work closely with Physical Design and STA leads to eliminate bottlenecks, automate manual tasks, and push the limits of EDA capabilities at advanced process nodes. Key Responsibilities Flow Architecture & Automation: Architect, develop, and maintain a highly automated, robust, and scalable physical design and signoff flow from synthesis through GDSII, optimized for AI accelerator architectures. Innovus Methodology: Drive advanced physical design methodologies in Cadence Innovus. Optimize recipes for floorplanning, placement, Clock Tree Synthesis (CTS), routing, and power grid implementation to squeeze out maximum PPA. Tempus Signoff Integration: Own the STA and timing signoff methodology using Cadence Tempus. Implement and optimize Distributed Multi-Scenario Analysis (DMSA), advanced OCV methodologies, and automat
EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems. Senior Emulation Engineer Location: India - Remote Job Description: At EnCharge AI, we are building the next generation of AI compute silicon — purpose-built for high-performance, low-power, and scalable AI inference. As an Emulation Engineer, you will play a critical role in validating complex AI accelerator architectures on emulation platforms before tape-out. This position is ideal for someone passionate about bridging the gap between hardware and software in fast-paced, deep tech environments. Responsibilities: • Set up and maintain Siemens Veloce emulation and prototyping platforms • Adapt SoC designs for Emulation and Prototyping • Develop and debug emulation testbenches and system-level environments • Support pre-silicon validation, power/performance analysis, and early software bring-up. Participate in silicon bring-up and validation. • Collaborate with design and verification teams to isolate design issues and accelerate debug. • Optimize performance of the emulation workloads and reduce turnaround time. • Work with firmware/software teams to enable use of emulators for OS and driver testing. Required Background: • BS/MS/Ph.D. in EE, CS, or related field with 7+ years of SoC design experience. • Experience with emulation platforms (Veloce, Palladium, or ZeBu) and FPGA-based prototyping systems (proFPGA, HAPS, or Protium) • Experience with emula
About the Job: LaunchDarkly is seeking a Senior Backend Engineer to join our Experimentation team. The Experimentation team is building one of the company’s most strategic product areas: a platform that helps leading engineering organizations move beyond intuition and make product decisions with real statistical confidence. Sitting at the intersection of large-scale systems, data science, and user experience, the team is creating a best-in-class experimentation product that lets customers set up, manage, and analyze experiments with ease while still earning the trust of even the most rigorous data teams. From warehouse-native analysis to experimentation workflows built on top of LaunchDarkly’s massive feature management scale, this team is tackling ambitious technical problems with visible customer impact and a clear opportunity to define the future of modern software experimentation. As a Senior Backend Engineer, you will design and operate the services that power this product, contribute to technical direction, and help deliver new functionality to customers. You will work closely with product managers, designers, data scientists, and engineers across LaunchDarkly to solve complex, data-intensive problems with meaningful customer impact. Responsibilities: Design, build, and operate scalable backend services and APIs that power LaunchDarkly’s Experimentation product. Own backend components across their lifecycle, including technical discovery, design, implementation, testing, deployment, monitoring, incident response, and continuous improvement. Build and evolve systems supporting experiment setup, event data ingestion, metric computation, results processing, and results presentation. Contribute to architectural decisions and technical proposals, making thoughtful trade-offs around scalability, reliability, performance, cost, and maintainability. Partner with product managers, designers, data scientists, and adjacent engineering teams to translate customer needs an
XO Health believes healthcare is fixable. Become part of the community changing the face of the industry. XO Health is the first health plan designed by and for self-insured employers that delivers a more unified health experience for everyone – from those who receive care, to those who deliver it, to those who pay for it. We are growing a multi-disciplinary team of diverse and digitally empowered employees ready to rebuild trust in healthcare through comprehensive and unified transformation. Senior Full Stack Engineer - India (Remote) About the Role : XO Health is seeking a Senior Software Engineer for building applications that enable a Provider’s experience. This position will be responsible for the full stack design, development, testing, documentation, and analysis of features utilizing .Net, Angular, GraphQL, implementing a serverless architecture in AWS. The ideal candidate will be instrumental in designing and implementing solutions that are scalable, performance-optimized and maintainable. Responsibilities: Design, develop, and maintain scalable full-stack applications for a healthcare insurance platform Engage with cross-functional teams to define and implement new features that meet the complex demands of the healthcare sector Ensure application security and compliance with HIPAA and other regulations, focusing on performance and scalability Implement serverless architectures on cloud platforms (Azure, AWS) to optimize backend functionality Utilize modern front-end frameworks (React, Angular, Vue) to create responsive user interfaces Integrate and customize rules engines for automated decision-making and efficiency Employ microservices architecture to enhance application scalability, resilience, and deployment efficiency Utilize GraphQL for efficient and flexible data retrieval, improving the application's data interaction layer Mentor junior developers, f
Reddit is a community of communities. It’s built on shared interests, passion, and trust, and is home to the most open and authentic conversations on the internet. Every day, Reddit users submit, vote, and comment on the topics they care most about. With 100,000+ active communities and approximately 130 million daily active unique visitors, Reddit is one of the internet’s largest sources of information. For more information, visit www.redditinc.com . The Compliance Engineering team is responsible for preparing Reddit’s platforms for evolving regulatory requirements. We’re building products that establish the foundation of trust in the Reddit platform, while partnering closely with teams across the company to ensure our platforms and features meet the highest standards. Engineers on this team will thrive in dynamic, ambiguous problem spaces and work across multiple domains and technology stacks. What You’ll Do: Shape the future of Reddit by adapting our platforms to an evolving privacy, security, and regulatory landscape Partner with product, design, and engineering teams across the company to build trusted, compliant experiences for millions of users Join a highly visible team where you’ll influence both technical and product strategy, and help define an entirely new product space Own product areas and shape strategy end-to-end: from technical design and coding to testing, experimentation, analysis, and launch Lead high-impact, cross-functional initiatives that are critical to Reddit’s business and platform integrity Raise the bar for engineering by improving workflows, setting standards, and mentoring the next generation of engineers Qualifications for this role: 5+ years backend development experience with multiple parts of the backend stack, from databases to networking to efficient computing. We develop with Go, Python, Postgres, Redis, Thrift, GraphQL and deploy to Docker/k8s on AWS. Experience as a tech lead on projects and teams with 3+ backend engineer
About Scale AI Scale AI is the data foundation for AI, helping organizations build and deploy reliable production AI applications. We partner with leading enterprises and government organizations to accelerate their AI initiatives through our data annotation platform, generative AI solutions, and enterprise AI capabilities. Role Overview As a Senior Staff Frontier Agents Engineer on our Enterprise team, you'll be the technical bridge between Scale AI's cutting-edge AI capabilities and our most strategic customers. You'll work with enterprise clients to understand their unique challenges, architect custom AI solutions, and ensure successful deployment and adoption of AI systems in production environments. This is a hands-on technical role that combines deep engineering expertise with customer-facing problem solving. You'll work directly with customer engineering teams to integrate AI into their critical workflows. Key Responsibilities Customer Integration & Deployment Partner directly with enterprise customers to understand their technical infrastructure, data pipelines, and business requirements Design and implement custom integrations between Scale AI's platform and customer data environments (cloud platforms, data warehouses, internal APIs) Build robust data connectors and ETL pipelines to ingest, process, and prepare customer data for AI workflows Deploy and configure AI models and agents within customer security and compliance boundaries AI Agent Development Develop production-grade AI agents tailored to customer use cases across domains like customer support, data analysis, content generation, and workflow automation Architect multi-agent systems that orchestrate between different models, tools, and data sources Implement evaluation frameworks to measure agent performance and iterate toward business objectives Design human-in-the-loop workflows and feedback mechanisms for continuous agent improvement Prompt Engineering & Optimization Create sophisticate
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. This role combines advanced DRAM circuit design with technology development, silicon learning, and yield improvement. We work across Design, Technology Development, Product Engineering, Test, Reliability, Quality, Manufacturing, and other teams to solve challenging memory-design problems and enable future technology generations In this position, you will contribute to the design and optimization of critical DRAM circuitry, including Sense Amplifiers, timing distribution, calibration, and training features. You will influence designs from early process-node development through silicon bring-up and production ramp, using simulation, silicon data, statistical analysis, and automation to improve performance, robustness, yield, and manufacturability Responsibilities: Design, analyze, verify, and optimize memory, logic, and analog circuits, including Sense Amplifiers, timing distribution, calibration, and training features Identify design marginalities and develop circuit- or architecture-level solutions that improve DRAM robustness, performance, scalability, and yield Support new process-node development, qualification, silicon bring-up, yield learning, and production ramp through modeling, simulation, silicon experiments, electrical failure analysis, and statistical analysis Guide layout, parasitic extraction, and modeling activities for Sense Amplifiers and Wordline drivers, including floor planning, placement, routing, signal-margin optimization, and memory-bit interaction Lead technical investigati
Job Title: Senior PD engineer : Synthesis & STA Location: Bangalore INDIA Hybrid / Remote Role Overview We are seeking a highly skilled VLSI Synthesis & STA Specialist to take end-to-end ownership of logic synthesis and quality signoff for key blocks and sub-chips. In this role, you will act as a critical bridge between the front-end design and back-end physical implementation teams. You will not only drive synthesis execution to meet aggressive target frequencies but also act as an advisor to the RTL team, providing structural feedback to optimize the netlist. This role offers a distinct growth trajectory, with the expectation to expand into adjacent physical design territories, including Place and Route (PNR) and comprehensive timing convergence. Key Responsibilities Synthesis Ownership: Drive and own the complete logic synthesis process for all designated blocks and sub-chips, ensuring optimal area, power, and performance metrics. Quality Signoff: Define, execute, and monitor rigorous sanity checks to achieve a high-quality, pristine Synthesis Signoff. RTL Collaboration: Work closely with RTL design engineers to ensure the delivery of a clean, fully linted netlist prior to handoff. Frequency & LOL Optimization: Deep dive into timing paths to ensure Levels of Logic (LOL) are strictly controlled and aligned with high-frequency target requirements. Micro-architecture Guidance: Go beyond reporting LOL violations; provide actionable RTL coding guidelines, structural recommendations, and micro-architecture inputs to help designers transform their code into a superior, synthesis-friendly netlist. Role Expansion: Progressively take on responsibilities in physical implementation adjacencies, actively participating in PNR execution, Static Timing Analysis (STA), and full-chip timing convergence. Required Skills & Qualifications Experience: 5 to 8 years of proven exper
Get new senior design and analysis engineer jobs by email
Daily job updates · Unsubscribe anytime