Job Details: Job Description: The Role and Impact As a Physical Design Engineer, you will play a critical role in driving the development of cutting-edge technologies at Intel. You will work hands-on to deliver high-performance physical designs, ensuring the successful integration of advanced semiconductor technologies. Your work will directly impact Intel's product innovation, addressing complex challenges in power, performance, and area optimization to shape the future of computing architectures. From synthesis to sign-off, your contributions will enable Intel to meet ambitious design goals and deliver transformative solutions to the market. Business Group This role is part of Intel's Corporate Technology Office (CTO), a dynamic group dedicated to advancing the company's technological leadership and innovation. The group focuses on developing foundational technologies, architectures, and methodologies that drive Intel's product roadmap and enable breakthrough computing solutions. Collaborating with cross-disciplinary teams, the CTO plays a pivotal role in delivering impactful designs that support Intel's broader mission of creating world-changing technology. Key Responsibilities - Drive RTL-to-GDS design convergence using advanced synthesis and place-and-route tools targeting performance, power, and area (PPA) goals. - Deliver block-level physical design, including closure of backend flows, electrical requirements, and enhancing silicon yield. - Collaborate with CAD and physical design methodology teams to adopt industry-leading tools and optimizations for custom designs. - Execute physical implementation tasks such as floor planning, bus/pin placement, power/clock distribution, congestion analysis, timing closure, IR drop analysis, and physical verification. - Debug timing, EM/IR, LVS, and DRC violations, and driv
Jobs in United States
Yield Planner in United States
73 active opportunities · Updated October 2026
Showing
15 jobs
Explore current yield planner jobs across United States. Filter by work mode, employment type, experience, department, date posted and distance.
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Vice President, Boise Front End Manufacturing Operations Location: Boise, Idaho Reports To: Senior Vice President, Global Front End Operations Position Summary Reporting to the Senior Vice President of Global Front End Operations, the Vice President, Boise Front End Manufacturing Operations is responsible for the overall leadership, performance, and strategic direction of Micron's Boise front-end manufacturing operations. This leader owns the safe, efficient, and predictable execution of all manufacturing activities while ensuring alignment with company objectives, technology roadmaps, customer requirements, and long-term capacity strategies. The Vice President serves as the senior operational leader for Boise manufacturing and is accountable for operational excellence across safety, quality, yield, cycle time, cost, delivery, workforce capability, and capacity utilization. As a member of the Global Front End Operations Leadership Team, the VP partners closely with Technology Development, Engineering, Business Units, Supply Chain, Procurement, Facilities, Quality, Finance, Human Resources, and peer manufacturing sites to drive world-class manufacturing performance and enterprise-wide outcomes. This leader will play a critical role in shaping the future of advanced semiconductor manufacturing through the deployment of next-generation technologies, automation, digital manufacturing capabilities, AI-enabled operations, and large-scale capacity expansions. Key Responsibilities<
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Micron has an opening for a Photolithography Engineer (Level 2 or 3) at our Boise, Idaho facility. This position is part of Micron’s Technology Development organization, where advanced ideas become manufacturable technologies. Our team works at the leading edge of memory innovation, partnering across design, integration, manufacturing, and equipment suppliers to enable the next generation of semiconductor devices. This is where curiosity, experimentation, and impact come together. As a Photolithography Engineer, you will play a key role in developing and integrating lithography processes that directly shape future memory technologies. You will work hands-on with tools, materials, layouts, and data, while leveraging Artificial Intelligence and other software, collaborating with global partners to move innovations from R&D into high-volume manufacturing. This role offers broad technical exposure and the opportunity to influence device performance, yield, and cost at scale. Responsibilities: Develop and integrate photolithography unit processes for advanced memory technologies Perform material evaluations, reticle, and layout development, OPC, overlay optimization, and process window analysis Drive yield improvement, failure analysis, and device performance optimization Partner with equipment vendors to evaluate tools and improve process capability Document processes, communicate results, and support technology transfer to manufacturing Leverage Artifi
NVIDIA’s Silicon Co-Design Group sits at the crossroads of architecture, silicon, systems, and manufacturing, where first-principles thinking and engineering judgment at the highest level translate directly into product outcomes at scale. We are looking for a Principal Performance and Manufacturing Architect who has built the models, defined the specs, and seen them validated through silicon. You have owned the connection between design intent and manufacturing reality, not as a reviewer or a contributor, but as the person who set the methodology and proved it worked. You turn ambiguous physical phenomena into quantified, defensible margin terms. You do not wait for data to confirm your hypothesis; you design the experiment that gets it. You improve how the organization ships products after every program. The exceptional hire also uses AI deliberately — with proven workflow impact and the judgment to know where it compresses real work and where it introduces risk. What you'll be doing: Own the physics, from mechanism to margin. Build first-principles models connecting AVF, defect mechanisms, and DVFS transients to field FIT, system-level yield, and DPPM vs. coverage — calibrated per node and population shift — so every margin term in the V/F curve and P-state table is named, sourced, and defensible. Set the screen that resolves escapes. Specify ATE and SLT voltage, frequency, and timing conditions that capture worst-case transient VF windows — making it unambiguous whether a marginal defect or timing violation is detected or escapes at every manufacturing stage. Make the POR the authoritative source. Author the methodology document for each program and drive alignment across build, product definition, reliability, and test engineering — so every team is making decisions from the same model. Prove the model before produc
As one of the technology industry's most desirable employers, NVIDIA has been redefining accelerated computing, computer graphics and leading the Artificial Intelligence revolution. NVIDIA's innovation is fueled by its great technology—and amazing people. We are seeking a Senior Silicon and System Product Lead to influence, innovate and take our next generation products to the market. As part of the Silicon Solutions Team, we architect and deliver groundbreaking system solutions that integrate all aspects of the system from silicon design, software design to operations and final deployment in multiple market segments that NVIDIA serves. This position offers an unique opportunity to collaborate with multiple organizations in the company and grow your career in a high impact role. We need a passionate, hard-working and creative individual to lead the products all the way from market analysis to delivering the features on the final product. What you'll be doing: Drive product performance and power targets, trade-off features/configurations and provide innovative solutions to complex silicon and system level problems. Evaluate new market segments and use cases; translate market requirements to engineering problem statements and metrics. Innovate Performance, power, yield and quality optimizations and features for the world’s fastest power-shipping products in the GPU and SoC market segments spanning gaming, automotive, datacenter and DL/AI. Develop methodologies and requirements for multi-functional teams to drive silicon and system product features to production. Incorporate productization feedback to improve the next generation. Lead the team for feature requirements and schedule from architecture to silicon phase of projects. Work alongside system architects, designers, marketing teams, chip and board designers, software/firmware engineers, HW/S
NVIDIA's accelerated computing platforms move data at speeds that push the limits of what silicon and physics allow. Whether a high-speed interface trains reliably, maintains accurate margins, and survives every platform topology it will ever see is a question we answer ourselves. This role does that work. The Silicon Co-Design Group leads the boundary between what was designed and what was built. When a GPU, CPU, or SoC ships with interfaces that work at scale, this team is the reason. Most engineers debug within a layer. You will own the full stack. When an interface fails to train, the link margin is unexpectedly tight, or a customer reports a critical silicon issue, you trace the problem through protocol behavior, signal integrity, firmware, platform topology, and silicon marginalities. You then confirm that the fix works. Your methodology shapes how NVIDIA validates high-speed interfaces across generations. Your decisions affect yield, production ramp, and field quality. This is not a coordination role. The engineers who do it well hold protocol depth and system breadth simultaneously, never lose the thread across hardware, firmware, and software, and have the judgment to know when to go deeper and when to act. They are rare. Should that describe you, read on. What you'll be doing: Own post-silicon bring-up, characterization, validation, and debug of PCIe, NVLink, C2C, and other HSIO interfaces across NVIDIA GPUs, CPUs, and SoCs from first power-on through production readiness. Close the hardest failures. Drive root cause across protocol behavior, signal integrity, firmware and driver interactions, platform topology, and silicon marginalities and own every fix through to confirmation. Define validation strategy. Set test coverage, debug priorities, margining methodology, and stress criteria f
At Vanta, our mission is to help businesses earn and prove trust. We believe that security should be monitored and verified continuously, and we empower companies to practice better security and prove it with ease. Vanta has a kind and talented team, and while some have prior security experience, many have been successful at Vanta without it. Partner Marketing at Vanta drives revenue growth and market expansion through high-impact cloud, technology and ecosystem partnerships. Our team builds and invests in joint campaigns, co-marketing initiatives, and MDF programs to generate pipeline, accelerate deals, and deepen partner relationships. As we scale, repeatable programs, partner-ready plays, and data-driven insights are critical to maximizing the impact of our partner investments. As the Senior Manager, Partner Marketing Programs at Vanta, you will build, scale and execute the foundational engine behind our global partner marketing strategy. This is a highly visible, highly cross functional role working closely with partner product marketing, partner enablement, partner marketing, partner sales, systems and finance. You will champion three critical focus areas to propel our partnership strategy forward: Orchestrate high-impact partner communications and community engagement —including product launches, enablement webinars, and an active partner community—designed to keep partners fully enabled, deeply engaged, and continuously choosing Vanta. Maximize Market Development Fund (MDF) Impact and ROI —strategically allocating, tracking, and optimizing investments to turn MDF into a high-yield engine for measurable pipeline expansion across our entire partner ecosystem. Scale partner pipegen programs by transforming Vanta's campaign calendar and product roadmap into robust, partner-ready packages, campaign kits, and sales plays that drive joint pipeline. Reporting to the Head of Global Strategic Partner Marketing, you will empower our partner network to grow and scale wit
Job Details: Job Description: The Role and Impact As a Module Engineer, you will play a pivotal role in enabling Intel's cutting-edge manufacturing processes by ensuring the seamless operation and optimization of critical high-volume equipment. Your day-to-day responsibilities will focus on conducting tests, measurements, and maintenance activities to ensure the equipment meets stringent safety, quality, and efficiency standards. By driving process improvements and collaborating with global teams, you will contribute to the successful production of advanced integrated circuits and help shape technological innovation in the semiconductor industry. Business Group You will be part of Intel's Manufacturing and Operations organization, which is central to Intel's mission of creating world-changing technology. The group specializes in scaling advanced manufacturing techniques, ensuring high product quality, and delivering cost-effective solutions that support Intel's growth. Through its close collaboration with global teams, this organization fosters technological innovation and operational excellence across Intel's manufacturing sites worldwide. Key Responsibilities - Conduct equipment tests and measurements to ensure control over critical dimensions, registration and defectivity of the production line. - Recommend and implement modifications to improve production efficiency, manufacturing techniques, and output quality. - Own and execute maintenance and repair activities for manufacturing equipment, ensuring minimal downtime. - Lead continuous improvement initiatives for safety, quality, cost, productivity, defects, and yield metrics. - Collaborate with equipment suppliers to enhance manufacturing tools and processes. - Develop and optimize systems for preventing excursions and detecting process or equipment discrepancies. - Participate in technology transfers t
Job Details: Job Description: The Advanced Packaging Technology Development (APTD) Substrate and Wafer Assembly organization is responsible for developing cutting edge substrate packaging and wafer assembly solutions for our customers. As a member of the Substrate Technology and Manufacturing Group, you will play a critical role in enabling new manufacturing capacity across advanced packaging suppliers. In this position, you will lead substrate supplier development and qualification activities for advanced technologies such as high density FCBGA, EMIB-T and glass core substrate, ensuring suppliers achieve the required readiness to support growing customer demand. This includes driving technical enablement, managing readiness milestones, and collaborating closely with cross functional engineering teams and supplier partners. A combination of detail-oriented project management, strong technical risk assessment / problem solving skills, and effective supplier / stakeholder management will be needed to be successful. Please note: This role requires periodic evening meetings with suppliers in East Asia, as well as occasional travel to supplier sites to support essential program objectives. Key Responsibilities Define process integration roadmaps and establish manufacturing procedures to meet technology transfer milestones. Extract insights from structured and unstructured data, applying statistical analysis and coding techniques for yield improvement. Lead low yield analysis and corrective actions to address quality excursions in high-volume production environments. Drive continuous improvement initiatives to minimize defects and optimize process reliability. Assess quality and reliability risks for manufacturing material and process changes, ensuring sustained product performance. C
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. At Micron-Boise, ID, we are undergoing a historic $15 billion investment in semiconductor manufacturing; construction began in early 2023, with DRAM production slated for the second half of the decade. As a leader in the semiconductor industry, we build solutions that inspire and transform technology. With plans to invest more than $150 billion globally over the next decade in leading-edge manufacturing, we are looking for passionate people to join our Boise expansion team and contribute to the growth and innovation of the semiconductor industry. As a Senior CVD/PVD (Chemical Vapor Deposition/ Physical Vapor Deposition) Process Engineer you will be primarily responsible for starting up, developing, and optimizing processes to improve product quality, driving process yield improvements, cost reduction, productivity improvement and risk management as well as resolving manufacturing line problems. Your expertise will give to the production of high-quality semiconductor components that are pivotal to our customers' success. You will work closely with multi-functional teams to tackle process issues and implement solutions that improve efficiency and yield. Your passion for engineering and willingness to learn will help us overcome the challenges of this fast-paced industry. We are looking for someone who enjoys hands-on work, values collaboration, and is eager to dive deep into the technical aspects of semiconductor manufacturing. Responsibilities Process area knowledge DRAM development and
Job Details: Job Description: The Role and Impact: Join Intel's Module Development Engineering team as a manager, where you will lead a group of talented engineers in crafting innovative solutions for next-generation technology development in wafer processing, assembly/test, and module repair factories. As a key driver of Intel's technological advancement, you will play a pivotal role in ensuring the successful development, transfer, and implementation of cutting-edge technologies that enable Intel's leadership in power performance, structural efficiency, and cost optimization. With a focus on driving results and fostering collaboration across multiple organizational boundaries, this role offers an opportunity to make a significant impact on Intel's global manufacturing capabilities and future technological roadmap. Key Responsibilities: - Lead a team of module development engineers to develop, implement, and transfer advanced technology solutions. - Define and oversee technology roadmaps for the module, ensuring alignment with Intel's strategic goals. - Manage resources, set priorities, and foster collaboration across teams to meet project schedules and maximize operational outcomes. - Partner with integration, device, and yield engineering teams to develop robust process solutions that deliver power performance and area leadership. - Build and maintain partnerships with supplier executive management to nurture unique industry ideas and research innovations. - Coach and mentor engineering teams in pathfinding and technology road mapping for advanced technology development. - Develop long-term strategies for module engineering capabilities to support emerging technological requirements. - Ensure accountability and drive team results by setting clear goals, performance benchmarks,
Job Details: Job Description: Join Intel's Advanced Packaging Technology Development - Substrate and Wafer Assembly (ATPD: SWA) team and help us fulfill our mission to be the supplier of choice for leading-edge, cost-effective substrate packaging. As a Manufacturing Equipment Technician, you will support critical manufacturing equipment and drive continuous improvement in a highly technical, cleanroom production environment. Shift 5: Shift 5: (days frontend) AM-PM Sun-Tues and alternating Wednesday days / Hours: 6:00 a.m.-6:00 p.m. Manufacturing Equipment Technicians in Advanced Packaging Technology Development: Substrate and Wafer Assembly are responsible for: Performing electrical and/or mechanical troubleshooting to diagnose issues with non-functioning electromechanical equipment used in semiconductor manufacturing. Dismantling, adjusting, repairing, and assembling equipment according to layout plans, blueprints, operating or repair manuals, rough sketches, or engineering drawings. Performing setup, calibration, and preventive maintenance on production equipment, with a focus on wet chemistry, plating, and dry high-vacuum toolsets. Documenting maintenance activities, repairs, parts usage, and findings in accordance with established procedures and systems. Collaborating with engineering, process, and support teams to improve tool performance, reduce equipment downtime, and enhance process capability and reliability. Leading or contributing to continuous improvement projects, including root cause analysis, yield and uptime improvement initiatives, and optimization of maintenance practices. Assignments are semi-routine in nature and performed within generally defined parameters. Employees normally receive general instructions on most work and are expected to exer
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Micron is seeking a highly motivated and experienced Technical Staff Member to join our Quality Engineering team in Boise, ID. Your role will be crucial in ensuring the reliability and quality of wafers shipped from our Boise manufacturing site! Summary The Product Quality and Reliability team ensures Micron delivers high-quality, reliable semiconductor solutions that meet customer expectations and business objectives. The team partners across product engineering, design, technology development, manufacturing, and reliability organizations to identify risks, solve complex technical challenges, and drive continuous improvements in product performance, yield, and customer satisfaction! Position Overview As a Senior Product Quality and Reliability Engineer, you will be a technical leader. You will drive product excellence in quality, dependability, and yield across advanced semiconductor technologies. You will lead complex technical investigations, influence product and technology decisions, and develop innovative approaches that strengthen quality systems and business outcomes. This role provides an opportunity to have broad interpersonal impact through technical leadership, multi-functional teamwork, and strategic problem-solving. Responsibilities Lead complex investigations involving yield excursions, product deviations, and quality issues, driving root cause identification, containment actions, and sustainable corrective solutions Define product quality and reliability moni
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. We are part of Micron’s Advanced Packaging Technology Development (APTD) organization, where new AI assisted packaging technologies are developed to enable future generations of memory and storage solutions. Our team works closely across engineering disciplines to improve manufacturing performance, solve complex technical challenges, and support the technologies driving advances in AI and high-performance computing. As a Shift Process Engineer, you will play a key role in supporting and improving assembly processes within a fast-paced development environment. You will investigate process issues, use data to drive decisions, and work with cross-functional teams to improve yield, quality, and operational performance. This role offers the opportunity to make a direct impact on process capability while collaborating with teams across Micron's global network. Responsibilities: Identify, diagnose, and resolve process issues using failure analysis, FMEA, 8D, SPC, and FDC methodologies Analyze process and manufacturing data to improve yield, product quality, and cost performance
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a global leader in innovative memory and storage solutions that accelerate the transformation of information into intelligence. As part of Micron’s historic investment in Boise, Idaho, we are building the future of semiconductor manufacturing with a new leading-edge DRAM fab and expanded manufacturing capabilities. About the Role As a Process Quality Engineer, you will drive the strategic direction of front-end wafer quality across the local site and Micron's global organization. You will support the development and execution of strategies that enable future technology requirements while ensuring robust contamination control across the fab environment. You will actively monitor, assess, and reduce airborne and surface contamination risks to protect wafer quality, yield, and reliability. Working closely with process, facilities, equipment, and integration teams, you will investigate contamination-related issues, implement corrective actions, and prevent recurrence. You will also evaluate contamination risks associated with new materials, processes, and technologies, ensuring effective controls are in place to support successful technology development and manufacturing. Additional responsibilities include, but are not limited to: Responsibilities may include (but not limited to) Support the development and execution of contamination control progr
Other cities to consider
More places hiring for this role
Get new yield planner jobs in United States by email
Daily job updates · Unsubscribe anytime