In this challenging role you will be engaged block level and sub-system level design and timing optimization and supervising their layout. You will be also partnering with the Logic Team to explain and support the array functionality. You will collaborate with project teams to…
Jobiba hiring network
Chip Level Defect Localization And Failure Analysis Engineer Jobs
359 active opportunities · Updated for October 2026
Fresh results
15 shown
Explore current chip level defect localization and failure analysis engineer jobs. Use filters to narrow by work mode, employment type, experience and date posted.
Role and Responsibilities Highly motivated with passion, detail oriented, systematic and methodical approach in IC layout design Perform layout verification like LVS/DRC/Antenna, quality check and documentation. Demonstrate leadership Skill in planning, area/time estimation,…
As a Sr. or Staff Design Engineer in the NVE Design Engineering Analog group at Micron Technology, Inc., you will contribute to the development of memory products that are best-in-class, using your specialized knowledge and Micron proprietary methods of designing and analyzing…
Role and Responsibilities Responsible for layout design and development of critical analog, mixed-signal, custom digital block, standard cells and full chip level. Perform layout verification like LVS, DRC, Antenna, Shield, Matching, Latch up, EM IR Totem checks, quality check…
Roles and Responsibilities · Plan and execute verification of analog and mixed-signal circuits at block, subsystem, and full-chip levels. · Develop and maintain full-chip mixed-signal simulation environments in which analog circuitry, digital logic, and firmware coexist. ·…
SR, Engineer - AMS Verification at Micron in Hyderabad, Phoenix Aquila, India.
Responsibilities include, but are not limited to · Responsible for the architecture, design, implementation, and validation of analog and mixed-signal circuits used in NAND Flash across the complete design lifecycle. · Design and develop circuits such as charge pumps,…
We are seeking an experience high-speed high-speed IO/Clocking Design Engineering at a Principal/Sr Member of Technical Staff (SMTS) level to join our DRAM IP Design team and contribute to the development of critical high-speed IP circuits used across Micron’s DRAM memory…
For more than 45 years, Micron Technology, Inc. has redefined innovation with the world’s most advanced memory and semiconductor technologies. We’re an international team of visionaries and scientists, developing groundbreaking technologies that are transforming how the world…
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era…
We are part of Micron’s High Bandwidth Memory (HBM) Design Architecture organization, where we push the limits of memory technology every day. Our team works across global, multicultural engineering groups to build next-generation HBM solutions that power AI and machine…
department Introduction The Non-Volatile NAND Design Engineering group is responsible for the design and optimization of analog, digital and mixed-signal circuits enabling advanced NAND Flash memory products. Close collaboration with cross-functional teams ensures scalable,…
SR ENGINEER, DESIGN at Micron in Avezzano Aq, Italy.
Engineer, HIG HBM LAYOUT at Micron in Hyderabad, Phoenix Aquila, India.
We are part of Micron’s HBM Design Architecture organization, where we push the limits of memory technology every day. Our team works across global, multicultural engineering groups to build next-generation HBM solutions that power AI and machine learning. We believe the best…
Get new chip level defect localization and failure analysis engineer jobs by email
Daily job updates · Unsubscribe anytime