Role Summary We are seeking an experienced SOC / Security Operations Lead to oversee and strengthen the organization's Security Operations Center (SOC), threat detection, incident response, vulnerability management, data protection, and security monitoring capabilities. The ideal candidate will possess extensive experience in managing enterprise security operations, SIEM/SOAR platforms, threat hunting, incident response, DLP, endpoint security, and vulnerability management programs. The role requires leadership of a multi-functional security operations team responsible for protecting critical business systems, customer data, and digital assets while ensuring compliance with RBI regulations and industry security standards. Key Responsibilities Security Operations Center (SOC) Management -Lead and manage 24x7 Security Operations Center (SOC) functions. -Establish and enhance SOC processes, playbooks, escalation procedures, and operational metrics. -Ensure timely detection, triage, investigation, containment, and remediation of security incidents. -Develop SOC maturity roadmaps aligned with industry best practices and regulatory expectations. -Monitor security KPIs, SLAs, MTTR, MTTD, and incident response effectiveness. SIEM, XSIAM & Threat Detection -Lead implementation, administration, and optimization of: -Palo Alto Cortex XSIAM -SIEM Platforms -SOAR Platforms -UEBA Solutions -Threat Intelligence Platforms -Develop and tune correlation rules, detection logic, and analytics use cases. -Enhance detection coverage across cloud, endpoints, applications, networks, and third-party environments. -Drive threat hunting and proactive security monitoring initiatives. Incident Response & Threat Management -Lead enterprise cyber incident response activities. -Develop and maintain incident response plans, runbooks, and communication procedures. -Coordinate investigations involving malware, ransomware, phishing, insider threats, account compromise, fraud, and adv
Jobiba hiring network
Soc Compute Memory Subsystem Architect Jobs
407 active opportunities · Updated for October 2026
Fresh results
15 shown
Explore current soc compute memory subsystem architect jobs. Use filters to narrow by work mode, employment type, experience and date posted.
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Our vision is to transform how the world uses information to enrich life for all. Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing. As a SoC Architecture and Design Engineer, you will be part of the Heterogeneous Integration Group (HIG), contributing to the architecture, design, development, and integration of next‑generation HBM SoC logic die. You will work closely with architecture, design, verification, physical design, firmware, and product teams to implement robust, high‑performance SoC solutions that meet ambitious power, performance, area, and schedule targets. This is a hands-on technical role for candidates passionate about architecture, RTL build, IP integration, debugging, and pre/post-silicon support. Key Responsibilities Architect, design and implement RTL for SoC‑level blocks and subsystems used in HBM logic die. Architect and design memory sub-systems including memory IP selection and integration, bus and protocol selection, and power/performance/area optimization. Integrate internal and third‑party IP (e.g., controllers, microcontrollers, NOC, RAS, MBIST, interfaces, adapters, buffers, PHY‑adjacent logic). Trans
As a SOC Engineer / Detection Engineer, you will be responsible for detecting, investigating, and responding to security incidents across our environment, while continuously improving how we detect and handle threats. You will work hands-on with our SIEM and incident response processes, and act as a key point of contact between the SOC and other engineering/security teams. Depending on your profile, some of your responsibilities can include: - Incident Response: Lead and support the end-to-end response to security incidents, from detection through containment, eradication, and recovery. - Security Investigation: Conduct in-depth investigations into suspicious activity and alerts, correlating data across logs, endpoints, network, and cloud sources to determine root cause and impact. - Post-Mortems & RCAs: Drive post-incident reviews and root cause analyses (RCAs), documenting timelines, findings, and actionable follow-ups. - SIEM Engineering: Implement, tune, and maintain SIEM use cases, detection rules, correlation logic, and alerting to reduce false positives and close detection gaps. - SIEM Support: Provide ongoing support for the SIEM platform, including onboarding new log sources, troubleshooting data ingestion, and maintaining dashboards/reports. - Cross-Team Collaboration: Partner with Engineering, IT, and other Security teams to remediate findings, validate fixes, and share threat context. - Process Improvement: Identify gaps in detection, response, and documentation, and drive improvements to playbooks, runbooks, and SOC workflows. **Must have:** - Incident Response: Hands-on experience handling security incidents, including triage, containment, and coordination across teams. - Investigation Skills: Strong analytical ability to investigate alerts and logs (SIEM, EDR, network, cloud) and determine root cause.
Job Details: Job Description: As a Senior Power and Performance (PnP) Engineer, you will be responsible for PnP product execution focused on measurements, analysis, and projections/estimates of Intel's unlaunched notebook and desktop products. Based on your technical knowledge of both Intel and the competition, you will help influence OEM customers, internal marketing teams, internal engineering teams, debug Intel silicon/platform on PnP issues, and be an integral part for Intel product launches. Core responsibilities to include following: Measure, analyze, and debug workloads to call out any power and/or performance gaps and close with internal engineering teams/architects Measure and analyze SoC/CPU and platform power on a rail by rail basis and debug any issues/gaps Align with other internal engineering teams and architects to ensure there is consensus on power and performance projections/estimates/measurements for both internal and external communication Guide, educate, and influence internal engineering teams, field account teams, and marketing teams on power and performance positioning of Intel products Create power and performance estimates on upcoming Intel products based on workloads to aid marketing decisions and help set internal KPI targets Own the publication of the Power Performance Guide (PPG) collateral to help guide OEM customers Bring up full test platform to enable both power and performance measurements including setup, calibration, and measurements. Qualifications: You mus
Job Details: Job Description: The Role and Impact As a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's complex System-on-Chip (SoC) designs meet functional specifications and deliver high-quality performance. You will design scalable and reusable verification plans, develop test environments, and execute tests to uncover issues and improve functionality. Your contributions will directly enhance Intel's product quality and ensure optimal performance in presilicon development. Business Group You will be joining Intel's cutting-edge product development group, a team focused on designing and verifying advanced semiconductor solutions. This group is at the forefront of innovation, delivering high-quality, scalable products that drive Intel's leadership in technology and performance. By contributing your skills here, you will help shape the future of computing and enable groundbreaking advancements in the industry. Key Responsibilities - Define and develop scalable and reusable block, subsystem, and SoC verification plans. - Create test benches and verification environments that align with microarchitecture specifications. - Execute verification plans, including emulation and system simulation models, to ensure design functionality and uncover bugs. - Debug and root cause issues in presilicon environments, implementing corrective measures to address failures. - Collaborate with architects, RTL developers, postsilicon teams, and physical design teams to improve verification of complex architectural features. - Document and maintain test plans, driving technical reviews with design and architecture teams. - Integrate security coverage activities within test plans, including regression and debug tests. - Maintain and improve
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS) — 2 Locations. Apply via Workday.
SoC Static Timing Analysis (STA) Engineer, HBM — 2 Locations. Apply via Workday.
SoC/IP Design Verification Engineer — 2 Locations. Apply via Workday.
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. The Heterogeneous Integration Group (HIG) within Micron's Technology and Products Group (TPG) leads the development of High Bandwidth Memory (HBM) solutions for AI and ML applications. Our modern designs use Through Silicon Via (TSV) technology. We stack multiple DRAM chips on a high-speed memory controller with a coordinated logic chip in one package. This new way improves memory density and bandwidth through parallelization. It aims to deliver the lowest power per bit solutions in the industry. You will join an inclusive, forward-thinking team dedicated to building technologies that power virtual reality, neural networks, and next‑generation computing. In this role, you will own design for test (DFT) solutions for complex high‑bandwidth memory (HBM) system‑on‑chip (SoC) base‑die designs. Your work will directly enable manufacturability, quality, and successful silicon bring‑up across current and future HBM generations. (LLM) Responsibilities will include, but are not limited to: Own SoC-level DFT structures and their implementation. This includes scan, memory built-in self-test (MBIST), logic built-in self-test (LBIST) where applicable, boundary scan (JTAG), and test access architectures for HBM base-die builds. Define and drive DFT architecture early in the design cycle, ensuring alignment with SoC integration, floorplanning, timing, power, and physical design requirements. Implement and integrate DFT logic at block, subsystem, and full‑chip levels while partnering closely with register‑transfer level (RTL) d
Zscaler (NASDAQ: ZS) accelerates digital transformation so customers can be more agile, efficient, resilient, and secure. The Zscaler Zero Trust Exchange™️ platform protects thousands of customers from cyberattacks and data loss by securely connecting users, devices, and applications in any location. Distributed across 160+ public exchanges globally and thousands of private exchanges at the edge, the SASE-based Zero Trust Exchange is the world’s largest in-line cloud security platform. We believe the future of work is Human + AI and are building an AI-native enterprise where human potential is amplified by machine intelligence to solve the world’s hardest security challenges. Driven by deep customer obsession, we are committed to the mission, outcome, and to each other. We bring these commitments to life through three core behaviors: ownership and collaboration, trust through outcomes and impact, and a challenge culture with ongoing feedback. Ready to make an impact at the company pioneering security transformation in the AI era? Join us at Zscaler. Role We are looking for a Senior SOC Analyst to join our team . This is a remote role, reporting to the Global SOC Manager in the Enterprise Security department . As a key guardian of our infrastructure, you will monitor, detect, and analyze security incidents to protect our digital assets . You will be the first line of defense, ensuring that potential threats are mitigated promptly and effectively to maintain a secure environment . What you’ll do (Role Expectations) Monitor security alerts and events to identify potential threats and vulnerabilities Detect and analyze security incidents using multiple security tools Respond to security incidents promptly, following established procedures and protocols Conduct in-depth analysis of security events to determine the scope and impact of potential threats Perform phishing incident analysis Who You Are (Success Profile) You thrive in ambiguity. You're comfortable building the
Junior SOC 2 Type 2 Auditor Position Overview Clearwater is looking for a Junior SOC 2 Type 2 Auditor to support the planning, execution, and documentation of SOC 2 Type 2 audits. The role will work closely with internal teams, control owners, external auditors, and compliance stakeholders to assess the design and operating effectiveness of controls and ensure appropriate audit evidence is maintained. The ideal candidate should have good understanding of SOC 2, IT general controls, information security, risk management, and compliance frameworks , with strong attention to detail and documentation skills. Key Responsibilities Support SOC 2 Type 2 audit activities from planning through completion. Assist in reviewing and testing controls related to security, availability, confidentiality, processing integrity, and privacy, as applicable. Collect, organize, and validate audit evidence from control owners. Perform preliminary testing of controls for design and operating effectiveness under the supervision of senior auditors. Review evidence for completeness, accuracy, relevance, and appropriate audit periods. Identify control gaps, exceptions, and missing evidence and communicate them to relevant stakeholders. Maintain audit workpapers, testing documentation, evidence trackers, and issue logs. Follow up with control owners to obtain missing or updated evidence. Assist in preparing audit findings and documenting observations, exceptions, and remediation activities. Support management in tracking remediation plans and closure of identified control deficiencies. Participate in walkthroughs and discussions with IT, Security, Engineering, HR, Legal, Finance, and other business teams. Assist with maintaining SOC 2 policies, procedures, control descriptions, and supporting documentation. Stay current with SOC 2 requirements, security and compliance practices, and relevant industry standards. Required Qualifications Bachelor's degree in Infor
Senior SoC Design Engineer — India, Bengaluru. Apply via Workday.
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. The Heterogeneous Integration Group (HIG) within Micron's Technology and Products Group (TPG) leads the development of High Bandwidth Memory (HBM) solutions for AI and ML applications. Our modern designs use Through Silicon Via (TSV) technology. We stack multiple DRAM chips on a high-speed memory controller with a coordinated logic chip in one package. This new way improves memory density and bandwidth through parallelization. It aims to deliver the lowest power per bit solutions in the industry. You will join an inclusive, forward-thinking team dedicated to building technologies that power virtual reality, neural networks, and next‑generation computing. In this role, you will own design for test (DFT) solutions for complex high‑bandwidth memory (HBM) system‑on‑chip (SoC) base‑die designs. Your work will directly enable manufacturability, quality, and successful silicon bring‑up across current and future HBM generations. (LLM) Responsibilities will include, but are not limited to: Own SoC-level DFT structures and their implementation. This includes scan, memory built-in self-test (MBIST), logic built-in self-test (LBIST) where applicable, boundary scan (JTAG), and test access architectures for HBM base-die builds. Define and drive DFT architecture early in the design cycle, ensuring alignment with SoC integration, floorplanning, timing, power, and physical design requirements. Implement and integrate DFT logic at block, s
Skeletons, lasers, tattoo buses — the Torq brand grabs attention like nothing else in cybersecurity. And we're growing like crazy, backed by Series D funding, 200% employee growth, and 300% revenue growth. Fueling Torq's momentum is our game-changing AI SOC platform, backed by a team and culture that makes Torq one of Forbes' Best Startup Employers in America, and a Business Insider 'startup to bet your career on'. Life at Torq is all gas, no brakes. We're a team of relentless, collaborative go-getters pushing the boundaries of what's possible for security automation. Every role is an essential driver of Torq's success as the AI-native autonomous SecOps platform of choice for security teams across the Fortune 500. About Torq Torq is the AI SOC platform transforming how enterprises run security operations. By combining a battle-tested hyperautomation engine with agentic AI, Torq lets security teams triage, investigate, and respond to threats at machine speed — moving beyond the limits of legacy SOAR and SIEM. Torq's AI agents act as digital analysts that work 24/7 to triage alerts, investigate threats, and remediate autonomously, freeing human analysts to focus on higher-value strategic work. Torq is defining and leading the AI SOC category, and the market recognition backs it up: Unicorn — closed a $140M Series D at a $1.2 billion valuation in January 2026, bringing total funding to $332M . Gartner — named the "Company to Beat" in AI SOC Agents for Threat Investigation (May 2026). KuppingerCole — named a Leader across all four AI SOC categories : Overall, Product, Innovation, and Market (April 2026). 4.8/5 rating on Gartner Peer Insights. ~300% revenue growth in 2025 , with a global team scaling fast. There's electricity in the air at Torq. We're a dynamic, highly motivated team propelling our customers and partners to new heights through AI-driven security operations. This Professional Services role sits at the front of the fastest-moving category in cybersec
Skeletons, lasers, tattoo buses — the Torq brand grabs attention like nothing else in cybersecurity. And we're growing like crazy, backed by Series D funding, 200% employee growth, and 300% revenue growth. Fueling Torq's momentum is our game-changing AI SOC platform, backed by a team and culture that makes Torq one of Forbes' Best Startup Employers in America, and a Business Insider 'startup to bet your career on'. Life at Torq is all gas, no brakes. We're a team of relentless, collaborative go-getters pushing the boundaries of what's possible for security automation. Every role is an essential driver of Torq's success as the AI-native autonomous SecOps platform of choice for security teams across the Fortune 500. About Torq Torq is the AI SOC platform transforming how enterprises run security operations. By combining a battle-tested hyperautomation engine with agentic AI, Torq lets security teams triage, investigate, and respond to threats at machine speed — moving beyond the limits of legacy SOAR and SIEM. Torq's AI agents act as digital analysts that work 24/7 to triage alerts, investigate threats, and remediate autonomously, freeing human analysts to focus on higher-value strategic work. Torq is defining and leading the AI SOC category, and the market recognition backs it up: Unicorn — closed a $140M Series D at a $1.2 billion valuation in January 2026, bringing total funding to $332M . Gartner — named the "Company to Beat" in AI SOC Agents for Threat Investigation (May 2026). KuppingerCole — named a Leader across all four AI SOC categories : Overall, Product, Innovation, and Market (April 2026). 4.8/5 rating on Gartner Peer Insights. ~300% revenue growth in 2025 , with a global team scaling fast. There's electricity in the air at Torq. We're a dynamic, highly motivated team propelling our customers and partners to new heights through AI-driven security operations. This Professional Services role sits at the front of the fastest-moving category in cybersec
Get new soc compute memory subsystem architect jobs by email
Daily job updates · Unsubscribe anytime