Job Details: Job Description: Intel Corporation is the world's largest semiconductor company and a global leader in computing innovation. Our Quantum Computing Group represents Intel's bold venture into the next frontier of computing technology, leveraging our decades of semiconductor manufacturing expertise to develop silicon-based quantum processors. We're pioneering spin qubit technology in silicon quantum dots, combining cutting-edge quantum physics with Intel's unmatched manufacturing capabilities to create the world's first commercially viable quantum computers. Our collaborative approach spans Intel's research divisions and partnerships with leading academic institutions worldwide. We are seeking an exceptional Quantum Interposer Design Engineer to join our pioneering quantum computing team in Oregon. In this role you will be responsible for physical design and integration of advanced packaging interposers within a multidisciplinary team. You'll play a crucial role in advancing Intel's silicon quantum dot technology while contributing to the development of scalable quantum systems that will revolutionize computing. Key Responsibilities - Physical design and integration of interposers used within advanced packaging for quantum computing - Work closely with stakeholders to meet design requirements - e.g., receive feedback from silicon testchip, signal integrity (SI), power integrity (PI), thermal simulation, and system integration engineers - Design validation and verification; including DRC and LVS - Deliver and disseminate design milestones to stakeholders - Communicate designs in presentations and relevant documentation - Stay current with the latest developments in packaging technology and design techniques by attending conferences and reading papers As
Jobiba hiring network
Packaging Engineer Flip Chip Jobs
748 active opportunities · Updated for October 2026
Fresh results
15 shown
Explore current packaging engineer flip chip jobs. Use filters to narrow by work mode, employment type, experience and date posted.
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Principal Signal Integrity Engineer — Interface Pathfinding About the Role At Micron, we transform how the world uses information to enrich life for all. As a global leader in memory and storage innovation, we develop technologies that accelerate intelligence and enable the next era of AI, ML, and advanced computing. Micron’s Interface Pathfinding team operates at the leading edge of that mission — serving as a bridge between corporate strategy and engineering through forward-looking investigation and development of energy-efficient bandwidth solutions. Our work spans innovative circuit, signaling, packaging, and interconnect solutions with a 3–5 year technology horizon, grounded in rigorous analysis, hands-on measurement, and a commitment to building a robust intellectual property portfolio. As a Principal Signal Integrity Engineer , you will be a core technical contributor on a deliberately small, senior team united around the goal of preparing high-speed interface innovations for high-confidence product adoption. What You’ll Work On Micron’s Interface Pathfinding team investigates and validates novel interconnect and signaling solutions for high-speed memory and die-to-die interfaces. The signal integrity scope is broad and analytically deep — spanning electrical modeling, channel analysis, and substrate evaluation — with an emphasis on original analysis rather than execution of established playbooks. Key signal integrity domains include: Intercon
About the role We are seeking an experienced Senior Systems Engineer to own our macOS platform and drive endpoint management and device trust standards across Chime’s IT ecosystem. As a Senior Systems Engineer, you will drive multi-system initiatives across our IT domains – endpoint management, identity, and security tooling – with a primary focus on macOS and Jamf Pro. You’ll establish the technical standards other engineers work to, and partner cross-functionally on programs that affect IT Support, Security, and every Chimer with a laptop. This is a role for someone who thrives in ambiguity: you’ll often define the problem before solving it, and align stakeholders around a technical direction rather than waiting for a specification. We believe a secure access platform can be built entirely in the cloud, leveraging tools such as Jamf, AutoPkg, Okta, osQuery, and CrowdStrike. Pairing closely with our Security team, this role makes sure our fleet stays in sync with all policies and posture checks before devices are allowed access to corporate data. This role participates in an after-hours/on-call rotation for critical endpoint and device-management issues. Rotation frequency, response expectations, and escalation procedures will be communicated during the interview process. This position will report to the IT Engineering Manager. In this role, you can expect to macOS Platform and Endpoint Management Platform Ownership: Own the technical direction, operation, and continuous improvement of our Jamf Pro environment, including configuration profiles, smart groups, policies, MDM commands, and change standards. Software Delivery: Own our AutoPkg-based software pipeline: recipes, overrides, trust verification, and automated import into Jamf, alongside packaging, deployment, patch management, and disk encryption across the global macOS fleet. Automation & Reusable Tooling: Build automations and shared tooling that accelerate work beyond your own – scripts, patterns, and
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing. Micron Technology’s vision is to change how the world uses information to improve life. Our dedication to people, innovation, tenacity, collaboration, and customer focus helps us fulfill our mission to lead globally in memory and storage solutions. We conduct business with integrity, accountability, and professionalism while supporting our worldwide community. We are looking for Engineers to become part of the Package Development Engineering Team for Advanced Packaging in Singapore. This individual contributor position supports next-generation memory and HBM packaging technologies, concentrating mainly on transitioning new product from development to high-volume manufacturing. The position partners closely with stakeholders such as Development Team & Manufacturing and supplier teams across Micron’s global network. Main Responsibilities Integrate AI-assisted tool and insights into daily work to improve efficiency, quality or effectiveness. Contribute to a culture of continuous improvement by identifying, testing and sharing AI-enablement enhancement within one scope of work. Apply engineering and statistical methods to accelerate learning cycles from Design of Experiments (DOE) through product qualific
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing. As a Senior or Staff Equipment Development Engineer in Micron's Advanced Technology Packaging Development (APTD) team, you will be primarily responsible for developing and optimizing next generation, first of a kind (FAOK) wafer and die equipment (Post probe wafer and die development) to improve capability, productivity and cost of such equipment. You will take ideas from conception, through equipment and sub-component development, all the way to implementation in APTD and manufacturing facilities. You will also be required to identify, diagnose, and resolve equipment related problems by applying failure analysis, FMEA, 8D or FDC/Data Science methodology. Additional responsibilities include coordinating and carrying out equipment evaluation/optimization to implement changes, leading and participating in equipment maturity and availability improvement and cost reduction activities. You will be working in a highly collaborative atmosphere, interacting with various groups such as process development, manufacturing, and equipment vendors, to ensure robust processes that meet the detailed physical requirements for Micron products. You will grow into an expert engineer, driving post probe wafer and assembly technology roadmaps, which have a direct influence on Micron’s global leadership in s
GitLab is the intelligent orchestration platform for DevSecOps. GitLab enables organizations to increase developer productivity, improve operational efficiency, reduce security and compliance risk, and accelerate digital transformation. More than 50 million registered users and more than 50% of the Fortune 100* trust GitLab to ship better, more secure software faster. The same principles built into our products are reflected in how our team works: we embrace AI as a core productivity multiplier, with all team members expected to incorporate AI into their daily workflows to drive efficiency, innovation, and impact. GitLab is where careers accelerate, innovation flourishes, and every voice is valued. Our high-performance culture is driven by our values and continuous knowledge exchange, enabling our team members to reach their full potential while collaborating with industry leaders to solve complex problems. Co-create the future with us as we build technology that transforms how the world develops software. * Fortune 500® is a registered trademark of Fortune Media IP Limited, used under license. Claim based on GitLab data. Fortune 100 refers to the top 20% ranked companies in the 2025 Fortune 500 list, published in June 2025. Fortune and Fortune Media IP Limited are not affiliated with, and do not endorse products or services of GitLab. An overview of this role As a Senior Distribution Engineer on the GitLab Build team, you'll manage build pipelines, evaluate support needs for new services, platforms, and architectures, and maintain existing ones. You'll keep the components that make up GitLab up to date and license-compliant, and make them available for users' platforms and architectures. You'll work with development teams as they support new features and contribute to projects that include community packaging efforts. What you’ll do Build and maintain packages for supported Linux distributions and architectures, including release activities. Develop and mainta
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Principal Signal Integrity Engineer — Interface Pathfinding About the Role At Micron, we transform how the world uses information to enrich life for all. As a global leader in memory and storage innovation, we develop technologies that accelerate intelligence and enable the next era of AI, ML, and advanced computing. Micron’s Interface Pathfinding team operates at the leading edge of that mission — serving as a bridge between corporate strategy and engineering through forward-looking investigation and development of energy-efficient bandwidth solutions. Our work spans innovative circuit, signaling, packaging, and interconnect solutions with a 3–5 year technology horizon, grounded in rigorous analysis, hands-on measurement, and a commitment to building a robust intellectual property portfolio. As a Principal Signal Integrity Engineer , you will be a core technical contributor on a deliberately small, senior team united around the goal of preparing high-speed interface innovations for high-confidence product adoption. What You’ll Work On Micron’s Interface Pathfinding team investigates and validates novel interconnect and signaling solutions for high-speed memory and die-to-die interfaces. The signal integrity scope is broad and analytically deep — spanning electrical modeling, channel analysis, and substrate evaluation — with an emphasis on original analysis rather than execution of established playbooks. Key signal integrity domains include: Interconnect Modeling — Generating an
About the Team Our Robotics team is focused on unlocking general-purpose robotics and pushing towards AGI-level intelligence in dynamic, real-world settings. Working across the entire model stack, we integrate cutting-edge hardware and software to explore a broad range of robotic form factors. We strive to seamlessly blend high-level AI capabilities with the constraints of physical systems to improve peoples’ lives. About the Role We are seeking a Mechanical Design Engineer to lead the development of motor mechanical designs and prototype hardware for advanced robotic systems. You will own stator and rotor mechanical development from early concepts and detailed design through hands-on builds and prototype validation, partnering closely with electromagnetic, electrical, test, and manufacturing teams. This role focuses on the design, integration, and validation of motor components and prototype processes, including laminations, stack assemblies, bobbins, winding interfaces, and fixtures. You will help drive motor development from initial design through repeatable low-volume builds while establishing the tooling, work instructions, and validation practices needed for future robotic platforms. This role is based in San Francisco, CA, and requires in-person presence 4 days a week. In this role, you will Own stator and rotor mechanical designs and released CAD and drawings, including geometry, interfaces, fits, tolerances, retention, assembly access, and mechanical validation. Develop laminations, stack assembly methods, bobbins, and winding interfaces that control alignment, insulation, conductor placement, and end-turn packaging. Design, fabricate, and debug fixtures for winding, stacking, assembly, alignment, and inspection. Build and troubleshoot prototypes. Use measurements, defects, rework, and assembly effort to improve designs and processes. Establish low-volume prototype production with equipment, build sequences, work instructions, revision control, traceability
Qui sommes-nous ? Fondée en 2014, Artefact est une société internationale de services autour de l'IA et de la data, spécialisée dans le conseil en IA, transformation data et en data & digital marketing. L’approche unique d’Artefact, qui fait le pont entre la donnée et le business, permet à nos clients d’atteindre leurs objectifs business de façon dédiée et efficace. Nos 2500 collaborateurs répartis dans 27 bureaux à travers le monde allient leurs compétences pluridisciplinaires au profit de l’innovation business des entreprises. La mission des Artefactors ? Transformer la data de nos clients en impact business. Dans ce sens, nous collaborons avec plus de 1000 clients, leaders de leurs industries (Orange, Carrefour, Samsung, AccorHotels, L’Oréal, LVMH, Decathlon) et sommes partenaires privilégiés de Google (GMP/GCP), AWS ainsi que Microsoft Azure. En tant que stagiaire Software Engineer, tu seras ammener à: Participer activement à la conception et à l'implémentation de solutions techniques robustes et scalables. Architecture logicielle : Contribuer à la réflexion sur l'architecture de nos applications, en veillant à la performance et à la maintenabilité du code Déploiement et opérations (DevOps) : automatisation des tests et des déploiements cloud avec des pipelines CI/CD et une infrastructure en tant que code (ex : Terraform), packaging d'applications dans des conteneurs (ex : Docker), implémentation d'outils d'observabilité des données (ex : DBT) Déploiement de ton logiciel sur le cloud : GCP, AWS ou Azure Déploiement d’une ou plusieurs expertises techniques suivantes : développement logiciel, ingénierie analytique, ingénierie ML, architecture cloud ou ingénierie de sécurité et de fiabilité des sites Veille technologique : Explorer de nouvelles technologies et outils pour optimiser nos méthodes de travail. Profil recherché Formation : Tu es étudiant(e) en dernière année de cycle ingénieur, Master 2, ou équivalent, avec une s
Graphcore is a globally recognised leader in Artificial Intelligence computing systems. The company designs advanced semiconductors and data centre hardware that provide the specialised processing power needed to drive AI innovation, while delivering the efficiency required to support its broader adoption. As part of the SoftBank Group, Graphcore is a member of an elite family of companies responsible for some of the world’s most transformative technologies. We are opening a new AI Engineering Campus in Bengaluru which will play a central role in Graphcore's work building the future of AI computing. The physical design team sits within the wider silicon design team which includes RTL, verification and DFT. Our work also involves strong links with architecture, packaging and product engineering. We are responsible for working with those teams to create high-quality RTL and building the final chip layout (e.g. GDSII) ensuring a signoff-quality design is delivered to the Foundry (e.g. TSMC). We are looking to hire high-quality silicon physical design engineers to join our team. The successful candidate will support the team with achieving our goals and creating the right engineering solutions. We are a collaborative team and good communication is essential, as is the ability to adapt and learn. For the successful candidate we offer an open, honest and collaborative environment working on leading-edge designs at the most advanced nodes. Our engineers are not siloed, and they are trusted and encouraged to ta ke ownership of their designs and problem solutions. You will be part of a team that looks for improvements to everything we do: our designs, our flows, our methodologies, our infrastructure. Responsibilities and Duties Applicants will be expected to contribute technically to the development of Graphcore's next generation of AI superchips, focusing on achieving robust, high-performance and power-efficient designs
About Scale AI At Scale, our mission is to develop reliable AI systems for the world's most important decisions. Our products provide the high-quality data and full-stack technologies that power the world's leading models, and help enterprises and governments build, deploy, and oversee AI applications that deliver real impact. Scale Frontier Data is the organization behind the training and evaluation data that frontier labs depend on. We build the systems, tooling, and expert workflows that turn hard human expertise into signals that models can learn from, across reasoning, coding, agentic tool use, and domain expertise. Reinforcement learning environments are now the center of gravity for that work: the difference between a model that demos well and a model that reliably completes long-horizon work is almost always the quality of the environments and reward signals it was trained against. Responsibilities As a Staff Software Engineer, RL Environments, you'll own the technical foundation for how Scale builds, runs, verifies, and delivers RL environments at scale. An RL environment is a real piece of software: a containerized world with real dependencies, real state, real tools, and a grader that has to be correct even when the agent is creative about breaking it. Building one is a full-stack engineering problem. Building thousands of them reproducibly, cheaply, with trustworthy reward signals and throughput measured in millions of rollouts is a systems problem that very few people have solved. You'll work on both. You'll design the platform: sandboxed execution, environment packaging and versioning, rollout orchestration, trajectory capture, verifier frameworks, and the authoring surfaces that let engineers and domain experts produce environments without reinventing infrastructure each time. And you'll go deep on the environments themselves by instrumenting real applications, designing task suites that expose specific capability gaps, and building graders that
Instawork is on a mission to create meaningful economic opportunities for skilled hourly professionals in communities around the globe. Our AI-powered labor marketplace helps local businesses scale, and enables global technology companies to push the frontiers of robotics and AI. Backed by world-class investors like Benchmark, Spark Capital, Craft Ventures, Greylock, Y Combinator, and others, we’re looking for exceptional talent to reimagine the way the world works. Senior Mechanical Engineer — Robotics Hardware Location - Bangalore Instawork Robotics Labs is building Instacore, our proprietary five-camera and IMU wearable capture rig. Hundreds of units operate across India every day, collecting real-world data used to train frontier Physical AI models. We are looking for a senior, mechanically focused engineer to own the complete hardware lifecycle for Instacore and future hardware products. This person will independently lead design, prototyping, manufacturing, testing, deployment, logistics, maintenance, and continuous improvement. What you’ll do - Own the mechanical design and development of Instacore and other robotics hardware from initial requirements through production and field deployment. - Create detailed CAD models, assemblies, engineering drawings, bills of materials, and manufacturing documentation. - Rapidly prototype and validate designs using 3D printing, machining, fabrication, and off-the-shelf components. - Design durable mounts, enclosures, fixtures, wearable components, packaging, and protective systems. - Own design for manufacturability, assembly, serviceability, reliability, and cost. - Improve cable routing, connector retention, strain relief, thermal management, ingress protection, and resistance to vibration and impact. - Design packaging and logistics processes that prevent damage during storage and transit. - Establish verification, stress-testing, quality-control, and acceptance-testing procedures. - Investigate field failures, d
EMPLOYER IS A CONTRACTOR FOR THE U.S. GOVERNMENT. Role Description We are seeking a talented Sr. Platform Engineer to join the Navy Delivery team. This role sits at the intersection of platform engineering, application development, DevOps, and application security. The ideal candidate will help application development teams successfully integrate, package, secure, deploy, and operate their software on the Unicorn Delivery Service (UDS) and Kubernetes-based environments. The successful candidate will understand both sides of the application/platform boundary. They should be comfortable working with application source code, APIs, containers, CI/CD pipelines, Kubernetes resources, Helm charts, and production runtime concerns. They will collaborate directly with application teams to understand how their software is built and operated, translate those needs into repeatable deployment artifacts and processes, and identify issues across application and platform layers. Experience developing or supporting modern web applications and APIs is particularly valuable. Current application teams use technologies including React, Vue, NGINX-hosted static assets, C#/.NET services, and Python/FastAPI services. Direct experience with every technology is not expected; we are looking for engineers who can quickly understand unfamiliar application architectures and help teams adapt them for secure, reliable deployment. As a Platform Engineer within our organization, you will join a team of dedicated unicorns focused on advancing freedom and independence globally. Our teams work across different technical baselines depending on the engagement. Although our products primarily operate at the platform layer, delivering successful outcomes for our Heroes also requires us to work closely with application teams on CI/CD components, runner deployments and maintenance, UDS packaging, Kubernetes and Helm configuration, application observability, security controls, and process automation. Res
About Supabase Supabase is the Postgres development platform, built by developers for developers. We provide a complete backend solution including Database, Auth, Storage, Edge Functions, Realtime, and Vector Search. All services are deeply integrated and designed for growth. About the Role We’re looking for a Postgres Deployment Engineer to join our PostgreSQL team and help elevate our PostgreSQL offerings. You’ll work closely with the PostgreSQL team, playing an instrumental role in technical decision-making and refining internal methodologies. This role is ideal for someone who thrives in async, fast-paced environments and is excited about building developer tools that scale to millions. The focus of this role is owning the stability and deployment of our products. You will act as a bridge between product and infrastructure teams to improve the reliability of deployments and upgrades. You will have co-responsibility for builds and deployments via our public supabase/postgres GitHub repository, which bundles features into Docker images and AWS AMIs for cloud and local use. What You’ll Be Responsible For Package software into our supabase/postgres repo using Nix (with flakes), and help us transition our packaging from traditional to Nix packaging more over time. Manage PostgreSQL lifecycles, ensuring timely major, minor, and extension upgrades. Expand platform release systems to allow developers to increasingly self-service. Optimize CI/CD and tooling, specifically expanding GitHub Actions, team tooling, and testing/release approaches. Resolve production issues by proactively identifying and fixing problems in customer deployments. Maintain best practices and tests to ensure enhanced stability and decreased deployment risks. You Might Be a Good Fit If You Have 3+ years of experience with PostgreSQL and its ecosystem, including extensions and performance optimization. Are an Infrastructure Expert with proven experience in management, tooling, and optimization. Are p
Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. At Micron, we're not just designing chips. We're building the physical architecture that powers artificial intelligence, accelerates cloud computing, enables autonomous vehicles, and connects the world through mobile and edge devices. Every breakthrough in AI — from large language models to next-generation data centers — runs on memory. And every bit of that memory lives inside a package that someone like you designs! We're looking for a Senior Package Design Engineer who is passionate about sadvanced semiconductor packaging and ready to lead at the intersection of silicon, system, and scale. This is a high-impact, highly visible role where you'll work across the full product lifecycle — from early-stage co-design with silicon teams all the way to High Volume Manufacturing (HVM). If you thrive where precision meets innovation, where your decisions shape products reaching millions of users worldwide, and where your expertise directly influences how the AI era unfolds — this role is for you! Responsibilites: Lead Co-Design from Silicon to System - Partner with silicon design, Business Units, customers, and package architecture teams to define new product concepts from the earliest stages of chip development - Optimize die floorplans, interconnection schemes, and package architectures — from concept to HVM - Drive trade-off studies and architecture decisions for advanced DRAM products targeting AI/D
Get new packaging engineer flip chip jobs by email
Daily job updates · Unsubscribe anytime